230 likes | 242 Views
Architectural Characterization of an IBM RS6000 S80 Server Running TPC-W Workloads. Lei Yang & Shiliang Hu Computer Sciences Department University of Wisconsin-Madison. Outline. TPC-W Benchmarks in Java IBM RS6000 S80 Enterprise Server Hardware Counters in S80 Experiment Results
E N D
Architectural Characterization of an IBM RS6000 S80 Server Running TPC-W Workloads Lei Yang & Shiliang Hu Computer Sciences Department University of Wisconsin-Madison
Outline • TPC-W Benchmarks in Java • IBM RS6000 S80 Enterprise Server • Hardware Counters in S80 • Experiment Results • Problems and Future work • Conclusions
TPC-W benchmark • TPC-W is the TPC’s new benchmark for Transactional Web Environments (E-Commerce) Modeling an online book store similar to www.amazon.com • Browsing • Shopping • Ordering • Transactional Web Environment: • Web serving of static and dynamic content • Online Transaction processing (OLTP) • Some decision support (DSS)
IBM RS6000 S80 Enterprise Server • 6 RS64-III Pulsar processors (451MHz) • 4-issure in-order SuperScalar, 128KB L1 I-Cache, 128KB L1 D-Cache, 8MB L2 Cache. • No Branch Prediction, Aggressive early branch resolution • 2 coarse grain Multithreading. • 8GB main memory
Hardware Counters in S80 • Kernel extension to AIX 4.3 • Hardware Counter API
Results: CPU Cycle Counts Cycle Counts • The DB2 cycles component for the ordering mix is significantly larger than that of the other two mixes. • RBE cycles are dominant in browsing and shopping mixes.
Results: Instruction Dispatch • Browsing Mix Dispatch Percentage % Dispatch Percentage %
Results: Instruction Dispatch • Shopping Mix Dispatch Percentage %
Results: Instruction Dispatch • Ordering Mix Dispatch Percentage %
Results: Instruction Mix • Browsinging Mix Instruction type Percentage %
Results: Instruction Mix • Shopping Mix Instruction type Percentage %
Results: Instruction Mix • Ordering Mix Instruction type Percentage %
Results: Branch Behavior Browsing Mix Shopping Mix • Branches unconditional • Branches conditional not taken • Zero cycle branch not taken • Zero cycle branch taken • Branches conditional taken • Branch to link register taken • Branch to counter taken • Absolute branches
Results: Branch Behavior Ordering Mix • Branches conditional taken • Branch to link register taken • Branch to counter taken • Absolute branches • Branches unconditional • Branches conditional not taken • Zero cycle branch not taken • Zero cycle branch taken
Results: Cache Behavior Browsing Mix Shopping Mix Latency/cycles • L1 I cache miss duration latency • L1 D cache miss duration latency
Results: Cache Behavior Shopping Mix Ordering Mix Latency/cycles • L1 I cache miss duration latency • L1 D cache miss duration latency
Results: Cache Behavior Browsing Mix Shopping Mix Ordering Mix Count • L2 miss count per instruction • L1 I cache miss count per instruction • L1 D cache miss count per instruction