1 / 5

Low-Voltage BiCMOS Circuits for High-Speed Data Links up to 80 Gb/s

Low-Voltage BiCMOS Circuits for High-Speed Data Links up to 80 Gb/s. Tod Dickson University of Toronto June 24, 2005. Inductive peaking. BiCMOS logic family reduces supply voltage. C L D V 2. L P =. 3.1 I T 2. Low-Voltage, Low-Power Techniques. High-speed CML/ECL latch.

javan
Download Presentation

Low-Voltage BiCMOS Circuits for High-Speed Data Links up to 80 Gb/s

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Low-Voltage BiCMOS Circuits for High-Speed Data Links up to 80 Gb/s Tod Dickson University of Toronto June 24, 2005

  2. Inductive peaking BiCMOS logic family reduces supply voltage CLDV2 LP = 3.1 IT2 Low-Voltage, Low-Power Techniques High-speed CML/ECL latch

  3. 2.5-V, 49-Gb/s Decision Circuit DFF 49-Gb/s Data In 49-Gb/s Data Out 49-GHz CLK Flip-flop core consumes 58 mW. 2 x 600mV output swing @ 49-Gb/s. Inductors smaller than bond pad.

  4. 80-Gb/s 231-1 PRBS Generator Die Photo 80-Gb/s output eye diagram Highest level of single-chip integration above 40-Gb/s Output Spectrum

  5. 2.5-V, 80-Gb/s BiCMOS Pre-Emphasis Driver First silicon amplifier with gain above 90-GHz. Adjustable pre-emphasis for operation up to 80-Gb/s Boosts high-frequency content to compensate for line losses. Output match S22 < -10dB up to 94 GHz.

More Related