1 / 16

Fast Communication for Multi – Core SOPC

Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab. Spring 2007. Fast Communication for Multi – Core SOPC. Supervisor: Evgeny Fiksman Performed by: Moshe Bino Alex Tikh. Table of Contents. General.

jed
Download Presentation

Fast Communication for Multi – Core SOPC

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Spring 2007 Fast Communication for Multi – Core SOPC Supervisor: Evgeny Fiksman Performed by: Moshe Bino Alex Tikh

  2. Table of Contents

  3. General • Programmable hardware chips present a wide base for developing SOPC systems. • SOPC systems include generic soft-core processor called Microblaze and basic programmable elements. • MPI – Message Passing Interface enable working with fast communication.

  4. Project goals • Implementation of mini distributed core system using MPI router . • Build an infrastructure for fast communication in multi-core system. • Build a designated C/C++ application to show the advantages of working with parallel system.

  5. Software Development environment • Embedded Development Kit (EDK) is a suite of tools and IP* that enables to design a complete embedded processor system. • Integrated Software Environment (ISE) - software development tools that allow to circumvent some of designing complexity. * IP = Intellectual property

  6. Hardware Development environment • The Virtex-II Pro FPGA contain platform for designs that are based on IP cores and customized modules. • The MicroBlaze core is a 32-bit RISC* Harvard architecture soft processor core with 32 general purpose registers, ALU, and a rich instruction set optimized for embedded applications. *RISC = Register Instruction Set Computer

  7. Hardware Configuration • The top design will include 4 MicroBlaze processors connected by direct point to point Fast Simplex Links (FSLs) for interprocessor communication. • FSL Bus is a uni-directional point-to-point communication channel bus used to perform fast communication between any two design elements on the FPGA when implementing an interface to the FSL bus.

  8. Hardware Kit used – XUP Virtex - II Pro Board

  9. Block diagram

  10. Test & Debbug Unit test • ModelSim is a simulation and debug environment, combining high performance with powerful and intuitive GUI. • ChipScope Pro inserts logic analyzer, bus analyzer, and Virtual I/O low-profile software cores directly into your design, allowing to view any internal signal or node, including embedded hard or soft processors.

  11. Test & Debug Chip scope pro system block diagram

  12. Test & Debbug System test • Run a test application - create small application and look for expected results. If expectations are not met, debug with Xilinx Microprocessor Debugger tool (XMD) which is a software debugger for a multi-processor system.

  13. Time Table – Mid Term

  14. Time Table – first semester

  15. Time Table – second semester • Build a quad core system • Implementing router for 4 processors • Test and debug • Run a test application

  16. QUESTIONS ?

More Related