1 / 7

2005 Focus Items – Tokyo

Design and System Driver Chapters ITRS Conference December 2004 Tokyo, Japan Design attendees : Asada-san, Juan-Antonio Carballo , Furui-san, Hiwatashi-san, Ishibashi-san, Kashiwagi-san, Sumitani-san, Yamamoto -san. 2005 Focus Items – Tokyo . Design : Completion of detailed tables

Download Presentation

2005 Focus Items – Tokyo

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Design and System Driver ChaptersITRS ConferenceDecember 2004Tokyo, JapanDesign attendees: Asada-san, Juan-Antonio Carballo, Furui-san, Hiwatashi-san, Ishibashi-san, Kashiwagi-san, Sumitani-san, Yamamoto-san

  2. 2005 Focus Items – Tokyo • Design: Completion of detailed tables • Mapped items to grand challenges • Assigned leads to each section • Design: DFM • Determined interface with other TWGs (parameters/models) • Defined detailed tables and shared with other TWGs • Design: SoC cost model, including SW • Discussed portable/consumer model and productivity table • Agreed on plan to complete table and make consistent w/ others • Sys Drivers: Align market drivers w/ other roadmaps • Defined market drivers table in Systems Drivers Chapter • Defined an “matrix” approach to semantic+quant link with NEMI

  3. 1. Detailed Tables  Mapping • Associated challenges/solutions to grand challenges General Selection Productivity Power Manufac. Interference Reliability Design process System design Logic/circuit Physical D Design verification Design Test DFM (new)

  4. 2. DFM  Variability Framework Actual (bottom-up) / required (top-down) variability Performance (delay) Power (energy) “Gate” delay (power) “Wire” delay (power) Intermediate parameters Intermediate parameters (Vdd, T) Rsheet Vt Leff tOX NA Weff L t W tILD Other TWGs (PIDS, Interconnect, etc.)

  5. 3. SoC Cost Model Update, Inc. SW ES Level Methodology Very large block reuse Intelligent testbench Large block reuse Small block reuse Tall thin engineer IC implem. tools In-house P&R General $10,000 $1,000 Selection Productivity Power Manufac. Interference Reliability $100 Design cost ($M) $10 $1 Design process System design Logic/circuit Physical D Design verification Design Test DFM (new) 1990 1996 2000 2002 2004 2010 1992 1994 1998 2006 2008 Mobile /Consumer SoC PE-1 PE-2 … PE-n Main Prc. Memory Updated productivity table  cost Peripherals Will preserve consistency

  6. 4. System Drivers “Matrix” Alignment Fabrics HP CP MPU PE(DSP) Size/weight ratio, battery life… Power, interconnect speed… Memory Markets AMS Medical Automotive Office Network Defense Portable [Industrial]

  7. 2005 Focus Items – Actions • Design: Completion of detailed tables • Requirements and solutions: estimate numbers and dates • Leaders complete them, team reviews them • Design: DFM • Complete multi-level Variability Framework model • Sigma inputs (device, wire), device models, power consumption • Design: updated SoC cost model, including SW • Productivity table, compatible w/ current (issues with PYs, #PEs) • Propagate to other tables, consistent with detailed tables • Sys Drivers: Align market drivers w/ other roadmaps • Market drivers equal to NEMI emulators – semantic • SoC/fabric drivers related to NEMI emulators -- quantitative

More Related