10 likes | 115 Views
Group 6 Anuj Grover Puneet Sharma. Successfully added two AES core modules into the top level design No syntactic errors found by DC Synthesized the design successfully Clock period = 5ns, all timings met No scan FFs being added to design Cell area reported = 513413.218750.
E N D
Group 6 Anuj Grover Puneet Sharma • Successfully added two AES core modules into the top level design • No syntactic errors found by DC • Synthesized the design successfully • Clock period = 5ns, all timings met • No scan FFs being added to design • Cell area reported = 513413.218750