1 / 41

Processor: Datapath and Control

Processor: Datapath and Control. Chapter 5. Processor. Devices. Control. Input. Memory. Datapath. Output. Components of a Computer. Code Stored in Memory. Memory. Processor. Devices. 000000 00000 00101 0001000010000000 000000 00100 00010 0001000000100000

job
Download Presentation

Processor: Datapath and Control

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Processor: Datapath and Control Chapter 5

  2. Processor Devices Control Input Memory Datapath Output Components of a Computer

  3. Code Stored in Memory Memory Processor Devices 000000 00000 00101 0001000010000000 000000 00100 00010 0001000000100000 100011 00010 01111 0000000000000000 100011 00010 10000 0000000000000100 101011 00010 10000 0000000000000000 101011 00010 01111 0000000000000100 000000 11111 00000 0000000000001000 Control Input Datapath Output

  4. Processor Fetches an Instruction Processor fetches an instruction from memory Memory Processor Devices 000000 00000 00101 0001000010000000 000000 00100 00010 0001000000100000 100011 00010 01111 0000000000000000 100011 00010 10000 0000000000000100 101011 00010 10000 0000000000000000 101011 00010 01111 0000000000000100 000000 11111 00000 0000000000001000 Control Input Datapath Output

  5. Control Decodes the Instruction Control decodes the instruction to determine what to execute Processor Devices Control 000000 00100 00010 0001000000100000 Memory Input Datapath Output

  6. Datapath Executes the Instruction Datapath executes the instruction as directed by control Processor Devices Control 000000 00100 00010 0001000000100000 Memory Input Datapath contents Reg #4 ADD contents Reg #2 results put in Reg #2 Output

  7. Fetch Exec Decode What Happens Next? Memory Processor Devices 000000 00000 00101 0001000010000000 000000 00100 00010 0001000000100000 100011 00010 01111 0000000000000000 100011 00010 10000 0000000000000100 101011 00010 10000 0000000000000000 101011 00010 01111 0000000000000100 000000 11111 00000 0000000000001000 Control Input Datapath Output

  8. Output Data Stored in Memory At program completion the data to be output resides in memory Memory Processor Devices Control Input 00000100010100000000000000000000 00000000010011110000000000000100 00000011111000000000000000001000 Datapath Output

  9. Processor • Two main components • Datapath • Control

  10. Design of Processor • Analyze the instruction set architecture • Select the datapath elements each instruction needs • Assemble the datapath • determine the controls required • Assemble the control logic

  11. A Basic MIPS Implementation • will implement the following subset of MIPS core instructions • lw, sw • add, sub, and, or, slt • beq, j

  12. Steps in executing add instruction add $t0, $t1, $t2 • Send PC to memory that contains the code and fetch instruction • PC = PC+4 • Read $t1 and $t2 from register file • Perform $t1 + $t2 • Store result in $t0

  13. Steps in executing lw instruction lw $t0, offset($t1) • Send PC to memory that contains the code and fetch instruction • PC = PC+4 • Read $t1 from register file • Perform $t1 + sign-extend(offset) • Read value at Mem[$t1 + sign-extend(offset)] • Store result in $t0

  14. Steps in executing beq instruction beq $t0, $t1, Label • Send PC to memory that contains the code and fetch instruction • PC = PC+4 • Read $t0 and $t1 from register file • Perform $t0 - $t1 • If result = 0, set PC=Label

  15. Steps in implementing these instructions • Common steps • Send PC to memory that contains the code and fetch the instruction • Set PC = PC+4 • Read one or two registers • Steps dependent on instruction class • Use ALU • Arithmetic/logical instr for operation execution • lw/sw for address calculation • beq for comparison • Update memory or registers • lw/sw read or write to memory • Arithmetic/logical instr write to register • beq updates PC

  16. Components needed for Fetching and Incrementing PC

  17. Datapath for Fetching and Incrementing PC

  18. Components needed for R-format Instructions add $t0, $t1, $t2: $t0= $t1 + $t2 and $t0, $t1, $t2: $t0= $t1 AND $t2

  19. Register File • Consists of a set of 32 registers that can be read and written • Registers built from D flip-flops • has two read ports and one write port • Register number are 5 bit long • To write, you need three inputs: • a register number, the data to write, and a clock (not shown explicitly) that controls the writing into the register • The register content will change on rising clock edge 5 5 5

  20. Portion of datapath for R-format instruction 4 rs rt rd R-format

  21. Components needed for load and store instructions lw $t0, offset($t1): $t0=Mem[$t1 + se(offset)] sw $t0, offset($t1): Mem[$t1 + se(offset)]=$t0

  22. Memory Unit MemRead • MemRead to be asserted to read • MemWrite to be asserted to write • Both MemRead and MemWrite not to be asserted in same clock cycle • Memory is edge triggered for writes Address ReadData Write Data MemWrite

  23. Load/Store instruction datapath lw $t0, offset($t1): $t0=Mem[$t1 + se(offset)] sw $t0, offset($t1): Mem[$t1 + se(offset)]=$t0 4 I-format

  24. Load instruction datapath lw $t0, offset($t1): $t0=Mem[$t1 + se(offset)] 4 rs rt offset I-format

  25. Store instruction datapath sw $t0, offset($t1): Mem[$t1 + se(offset)]=$t0 4 rs rt offset I-format

  26. Branch Instruction Datapath rs rt C If ($rs-$rt)=0, PC=PC+4+(C.4)

  27. Creating a single Datapath Simplest Design: Single Cycle Implementation • Any instruction takes one clock cycle to execute • This means no datapath elements can be used more than once per instruction • But datapath elements can be shared by different instruction flows

  28. 4 4

  29. Composite Datapath for R-format and load/store instructions

  30. Composite Datapath for R-format and load/store instructions 4 + P C Instruction Memory

  31. Composite datapath for R-format, load/store, and branch instructions

  32. Datapath for for R-format, load/store, and branch instructions ALU Operation 4

  33. Control • We next add the control unit that generates • write signal for each state element • control signals for each multiplexer • ALU control signal • Input to control unit: instruction opcode and function code

  34. Control Unit • Divided into two parts • Main Control Unit • Input: 6-bit opcode • Output: all control signals for Muxes, RegWrite, MemRead, MemWrite and a 2-bit ALUOp signal • ALU Control Unit • Input: 2-bit ALUOp signal generated from Main Control Unit and 6-bit instruction function code • Output: 4-bit ALU control signal

  35. Truth Table for Main Control Unit

  36. Main Control Unit

  37. ALU Control Unit • Must describe hardware to compute 4-bit ALU control input given • 2-bit ALUOp signal from Main Control Unit • function code for arithmetic • Describe it using a truth table (can turn into gates):

  38. ALU Control bits

  39. ALU Control Unit

More Related