1 / 46

Daniel Gruner, Ahmed Sayed, Ahmed Al Tanany, Khaled Bathich,

Design of Microwave Power Amplifier with ADS Technische Universität Berlin Fachgebiet Mikrowellentechnik. Daniel Gruner, Ahmed Sayed, Ahmed Al Tanany, Khaled Bathich, Henrique Portela, Amin Hamidian, Georg Boeck . Outline. Introduction PA Overview ADS Design Flow Power Amplifier Design

jory
Download Presentation

Daniel Gruner, Ahmed Sayed, Ahmed Al Tanany, Khaled Bathich,

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Design of Microwave Power Amplifier with ADSTechnische Universität BerlinFachgebiet Mikrowellentechnik Daniel Gruner, Ahmed Sayed, Ahmed Al Tanany, Khaled Bathich, Henrique Portela, Amin Hamidian, Georg Boeck

  2. Outline • Introduction • PA Overview • ADS Design Flow • Power Amplifier Design  Transistor Characterization  Hybrid Broadband Power Amplifier  Hybrid Doherty Power Amplifier  Hybrid Switch Mode Power Amplifier  Monolithic 6 GHz Power Amplifier  Monolithic 24 / 60 GHz Power Amplifier • Summary and Conclusion

  3. Introduction Microwave Engineering Laboratory, Berlin Institute of Technology Research Focus Hybrid Design - Power Amplifier (Broadband, Doherty, Switch Mode…) - Characterization of passive and active devices - 10/40 GHz Synthesizer - Distance measurement system - Local positioning system MMIC Design - Power Amplifier (6 GHz, 24 GHz, 60 GHz…) - Modeling of passive mm wave structures - Characterization of integrated devices - RF front end design (6 GHz, 24 GHz, 60 GHz)

  4. PA Overview (1) • Power amplifiers (PAs) belong to the most challenging function blocks in every communication system • PA is the last active part in a transmit system, followed by the transmitting antenna

  5. PA Overview (2) • PA design for a huge variety of different standards, frequency bands, power levels, device technologies… • Communication Applications Spectrum f [MHz]

  6. PA Overview (3) • Performance Metrics  Output power: strongly depend. on the load impedance • Efficiency: measure for transformation of DC to RF energy (PAE, Drain-/Collector-, overall efficiency)  Linearity: IP3, ACPR, AM-AM/PM-Conversion  Maximum ratings: guarantee max. temp., voltage, current…  Less important: Small signal behavior, matching etc.

  7. PA Overview (4) • Fundamental PA categories  Linear PA - Classes A, B, AB, C  Switch Mode PA - Classes D, D-1, E, F, F-1, S, etc.  Combinations, extensions, smart transmitters - Power Combining, Doherty, Chireix, LINC, etc.

  8. Class A:  Conduction angle of 360o  Linear operation  Low efficiency:PAEMAX = 50% (GP ∞) IDS IDS Load line Imax 2VDD-Vknee Imax Bias point VDD Current [A] Voltage [V] Iq Imax/2 Current Voltage Vknee 0 Vp VGS 0 VDS 3T/4 0 T/4 T/2 T VDD Drive and Bias VDD RL PA Overview (5)

  9. Class B:  Conduction angle of 180o  Less linear than class A  Increased efficiency:PAEMAX = 78.5 % Imax 2VDD-Vknee Current VDD Current [A] Voltage [V] Voltage Vknee 0 3T/4 T T/2 0 T/4 PA Overview (6) IDS IDS Imax Bias point 0 VDS VP VGS

  10. Class AB:  Conduction angle: 180° <Θ < 360°  Compromise between class A and class B  Trade off between linearity and efficiency PA Overview (7) I 2VDD-Vknee Imax DS I max Current Voltage Voltage [V] VDD Current [A] Class AB Vknee 0 0 T/4 T/2 3T/4 T V V GS p

  11. Class C:  Conduction angle: Θ < 180°  Increased efficiency compared to class B but: decreased POUT 2VDD-Vknee Imax Current Voltage VDD Voltage [V] Current [A] Vknee 0 T/4 T/2 3T/4 0 T PA Overview (8) I DS I max Class C V V GS p

  12. Increased efficiency Reduced battery / power consumption  Lower cooling effort & extended active device lifetime  Reduced volume, weight and cost Classical classes - Simultaneous voltage and current - Dissipation across the device - Limits practical efficiency Switch mode classes - Non-overlapping waveforms - Dissipated power is low - High efficiency is enabled - Linearity is critical IDS IMAX A IQ SM AB VDS 0 VKnee VDD 2VDD- VKnee PA Overview (9)

  13. Doherty Power Amplifier Efficiency of classical PAs decreases in back-off region Critical for modern wireless standards with high PAR Solution  Two PAs connected in parallel  Main PA (AB) and Peaking PA (C)  Load modulation  High efficiency is maintained in back-off region DPA y c n e i c i f f E P -6 dB P P sat sat out PA Overview (13)

  14. ADS Design Flow

  15. PA Design  Transistor Characterization (1) Optimized amplifier performance  Maximization of Pout , efficiency, linearity @ targeted input power / bias Tuning (pulling) of the source and/or load impedance until optimum PA  Can be performed on simulation and measurement level

  16. Device Ref. Plane PA Design  Transistor Characterization (3) ZLOAD,OPT @ 2-4 GHz • Eudyna GaN-HEMT, 10 Watt, VDD = 48 V, ID= 120 mA Load-Pull, 2 GHz

  17. ADS-Simulation Measurement ADS-Simulation Measurement PA Design  Transistor Characterization (4) • Measurement vs. ADS-Simulation, 10 W GaN-HEMT Eudyna  Good agreement between measurement and simulation ZOPT ΓLOAD ΓSOURCE f = (2, 2.5, 3, 3.5, 4) GHz f = (2, 2.5, 3, 3.5, 4) GHz

  18. C307 C305 C308 C306 TL3 L1 TL22 P1 SNP7 DAC TL4 DAC1 C271 Tee45 TL115 TL94 TL95 Term2 TL97 TL134 Tee39 C270 Tee38 PORT1 TL96 C269 TL98 C298 Pout contours PA Design  Hybrid Broadband PA (1) Step 1: PA requirements Step 2: Transistor selection Step 3: Load/Source Pulling Step 4: Networks verification Step 5: Assembly  Meas. vs. ADS-Simulation   

  19. PA Design  Hybrid Broadband PA (2) Network verification

  20. PA Design  Hybrid Broadband PA (3)  Example I: 5 W, 0.001 – 3 GHz PA Transistor: GaN-HEMT, Cree (packaged)

  21. PA Design  Hybrid Broadband PA (4)  Example II: 5 W, 0.35 – 8 GHz PA Transistor: GaN-HEMT, Cree (die)

  22. PA Design  Hybrid Doherty PA (1) • DPA • Main PA  Class AB • Peaking PA  Class C •  Eff. Enhancement • Design phases • ADS Schematic • ADS Momentum • Realization and measurement • Specifications • UMTS downlink (2.1 GHz ) • Pout > 50 W • PAE > 35% over 6-dB backoff

  23. PA Design  Hybrid Doherty PA (2) Small signal measurements  ƒ=2.1 GHz

  24. PA Design  Hybrid Doherty PA (3) Large signal measurements  ƒ=2.1 GHz Simulation - Solid lines Measurement - Symbols

  25. IDS IMAX A IQ SM AB VDS 0 VKnee VDD 2VDD- VKnee PA Design  Hybrid Switch Mode PA (1) • Switch mode classes • The output network creates non-overlapping waveforms • Dissipated power is low •  High efficiency is enabled •  Design of the device load network is decisive • Specifications • UMTS application • High efficiency is required • Supply voltage 50 V • Pout = 50 W

  26. PA Design  Hybrid Switch Mode PA (2) • ADS Schematic design flow • Load-/Source-Pulling • Source  Targeted input power •  Bias point (Vg  class B/AB) •  Optimum impedances • Load  Harmonic load impedances as equation Load Impedance for a class D-1 switch mode PA

  27. Realization of class D-1 switch mode PA  Eudyna GaN-HEMT  3 dB hybrid coupler 90o  Single stub OMN 50 Ω R Hybrid 90o IMN Res. OMN Hybrid 90o S S Q1 Q2 S λ/4 λ/4 PA Design  Hybrid Switch Mode PA (3)

  28. meas sim meas sim sim meas meas sim PA Design  Hybrid Switch Mode PA (4) Large signal results  Pout = 47 dBm (50 W) @ Pin = 33 dBm  η = 62.7 %  PAE = 60.3 %

  29. PA Design  Monolithic 6 GHz PA (1) Development of a fully integrated 6 GHz PA • Applications  6 GHz Wireless LAN  Vehicular environments (IEEE P802.11p) • Linear power amplifier • Class AB operation • Push-Pull topology • Low supply voltage • SiGe HBT technology

  30. PA Design  Monolithic 6 GHz PA (2) • PA performance degrades with larger transistor arrays  Power combining of several efficient PA stages with decreased transistor size • Integrated transformer is used as power combiner • Transformer design using ADS-Momentum  PA design using EM/Co simulation in ADS

  31. f= 6 GHz POUT [dBm] PAE [%] 1.3 mm 1.6 mm PIN [dBm] VDD = 1.8 V VDD = 1.2 V PA Design  Monolithic 6 GHz PA (3) • Realized 5.6 - 6.4 GHz power amplifier

  32. PA Design  Monolithic 24 / 60 GHz PA (1) 24 GHz ISM band  Industrial, scientific and medical applications Targets  Gain > 13.5 dB  OP1dB > 11 dBm  PAE > 15 %

  33. Technology  0.18 μm CMOS Amplifier topology  2 Stage cascode amplifier  Simplified on-chip impedance matching using bias network to match the impedance. Design procedure  Circuit simulation on ADS  Layout in cadence  EM/Co simulation on ADS PA Design  Monolithic 24 / 60 GHz PA (2) Vbias RFin

  34. PA Design  Monolithic 24 / 60 GHz PA (3) Cadence Layout

  35. PA Design  Monolithic 24 / 60 GHz PA (3) Momentum simulation

  36. PA Design  Monolithic 24 / 60 GHz PA (3) Momentum simulation

  37. PA Design  Monolithic 24 / 60 GHz PA (3) ADS EM/Co Simulation

  38. PA Design  Monolithic 24 / 60 GHz PA (3) ADS EM/Co Simulation

  39. PA Design  Monolithic 24 / 60 GHz PA (3) Microphotograph of the PA die

  40. PA Design  Monolithic 24 / 60 GHz PA (4) • Measures •  Good agreement between simulation and measurements

  41. PA Design  Monolithic 24 / 60 GHz PA (5) • 60 GHz power amplifier  High oxygen loss at 60 GHz  Appropriate for indoor or short range wireless communication • 60 GHz band

  42. Biasing Circuit Biasing Circuit OMN IN Matching Circuit IMN IN PA Design  Monolithic 24 / 60 GHz PA (6) • Selected Topology • Parallel stages • High Power Matching • Two Stage • Cascode • Requirements • High Power • High OP1dB • High PAE • High Gain } }

  43. ZOpt 50 Ω ZOpt PA Design  Monolithic 24 / 60 GHz PA (7) • Matching network • Step 1: Load and source pull simulation • Matching for optimum OP1dB • Step 2: Selection of T.L.s, Inductors and Capacitors • Step 3: EM simulation of matching network

  44. PA Design  Monolithic 24 / 60 GHz PA (8) •  60 GHz PA achievements • High Power • High Linearity • High PAE • High Gain  Measurements

  45. Summary and Conclusion • Excellent results using presented ADS PA design flow • Good agreement between EM/Co simulations and measurements • Applicable up to mm wave frequencies • Design procedure has been demonstrated for various PAs  Hybrid Broadband Power Amplifier  Hybrid Doherty Power Amplifier  Hybrid Switch Mode Power Amplifier  Monolithic 6 GHz Power Amplifier  Monolithic 24 / 60 GHz Power Amplifier

  46. Summary and Conclusion Thanks

More Related