1 / 15

Lecture 19

Lecture 19. OUTLINE Common-gate stage Source follower Reading: Chapter 7.3-7.4. Diode-Connected MOSFETs. Diode-connected NMOSFET. Diode-connected PMOSFET. Note that the small-signal model of a PMOSFET is identical to that of an NMOSFET. Small-signal analysis circuit.

juanita
Download Presentation

Lecture 19

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Lecture 19 OUTLINE • Common-gate stage • Source follower Reading: Chapter 7.3-7.4

  2. Diode-Connected MOSFETs Diode-connected NMOSFET Diode-connected PMOSFET • Note that the small-signal model of a PMOSFET is identical to that of an NMOSFET Small-signal analysis circuit Small-signal analysis circuit

  3. Common-Gate Amplifier Stage • An increase in Vin decreases VGS and hence decreases ID. • The voltage drop across RD decreases  Vout increases • The small-signal voltage gain (Av) is positive.

  4. Operation in Saturation Region • For M1 to operate in saturation, Vout cannot fall below Vb-VTH.  Trade-off between headroom and voltage gain.

  5. I/O Impedances of CG Stage (l = 0) Small-signal analysis circuit for determining input resistance, Rin Small-signal analysis circuit for determining output resistance, Rout

  6. CG Stage with Source Resistance Small-signal equivalent circuit seen at input For l = 0:

  7. The output impedance of a CG stage with source resistance is identical to that of CS stage with degeneration. Small-signal analysis circuit for determining output resistance, Rout

  8. CG Stage with Biasing • R1 and R2 establish the gate bias voltage. • R3 provides a path for the bias current of M1 to flow.

  9. CG Stage with Gate Resistance • For low signal frequencies, the gate conducts no current.  Gate resistance does not affect the gain or I/O impedances.

  10. CG Stage Example Small-signal equivalent circuit seen at input Small-signal equivalent circuit seen at output

  11. Source Follower Stage Small-signal analysis circuit for determining voltage gain, Av Equivalent circuit

  12. Source Follower Example • In this example, M2 acts as a current source.

  13. Rout of Source Follower • The output impedance of a source follower is relatively low, whereas the input impedance is infinite (at low frequencies); thus, it is useful as a voltage buffer. Small-signal analysis circuit for determining output resistance, Rout

  14. Source Follower with Biasing • RG sets the gate voltage to VDD; RS sets the drain current. (Solve the quadratic equation to obtain the value of ID.) Assuming l = 0:

  15. Supply-Independent Biasing • If Rs is replaced by a current source, the drain current ID becomes independent of the supply voltage VDD.

More Related