1 / 43

SEMICONDUCTOR MEMORIES

SEMICONDUCTOR MEMORIES. Chapter Overview. Semiconductor Memory Classification. Memory Architecture: Decoders. Array-Structured Memory Architecture. Hierarchical Memory Architecture. MOS NOR ROM Layout. MOS NOR ROM Layout. MOS NAND ROM. MOS NAND ROM Layout. Precharged MOS NOR ROM.

kelly-kirk
Download Presentation

SEMICONDUCTOR MEMORIES

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. SEMICONDUCTOR MEMORIES

  2. Chapter Overview

  3. Semiconductor Memory Classification

  4. Memory Architecture: Decoders

  5. Array-Structured Memory Architecture

  6. Hierarchical Memory Architecture

  7. MOS NOR ROM Layout

  8. MOS NOR ROM Layout

  9. MOS NAND ROM

  10. MOS NAND ROM Layout

  11. Precharged MOS NOR ROM

  12. Characteristics of State-of-the-art NVM

  13. Read-Write Memories (RAM)

  14. 6-transistor CMOS SRAM Cell

  15. CMOS SRAM Analysis (Write)

  16. CMOS SRAM Analysis (Read)

  17. 6T-SRAM — Layout VDD M2 M4 Q Q M1 M3 GND M5 M6 WL BL BL

  18. Resistance-load SRAM Cell

  19. 3-Transistor DRAM Cell

  20. 3T-DRAM — Layout BL2 BL1 GND RWL M3 M2 WWL M1

  21. 1-Transistor DRAM Cell

  22. DRAM Cell Observations

  23. 1-T DRAM Cell

  24. Periphery

  25. Row Decoders Collection of 2M complex logic gates Organized in regular and dense fashion (N)AND Decoder NOR Decoder

  26. Dynamic Decoders

  27. A NAND decoder using 2-input pre-decoders

  28. 4 input pass-transistor based column decoder

  29. 4-to-1 tree based column decoder

  30. Sense Amplifiers

  31. Differential Sensing - SRAM

  32. Latch-Based Sense Amplifier

  33. Open bitline architecture

  34. DRAM Read Process with Dummy Cell

  35. Programmable Logic Array

  36. Pseudo-Static PLA

  37. Dynamic PLA

  38. Clock Signal Generation for self-timed dynamic PLA

  39. PLA Layout

  40. PLA versus ROM

  41. Semiconductor Memory Trends Memory Size as a function of time: x 4 every three years

  42. Semiconductor Memory Trends Increasing die size factor 1.5 per generation Combined with reducing cell size factor 2.6 per generation

  43. Semiconductor Memory Trends Technology feature size for different SRAM generations

More Related