1 / 14

Pulse Generator

Pulse Generator. High Speed Digital Systems Lab Winter 2007/08 Design Presentation (Midterm ) Instructor: Yossi Hipsh Students: Lior Shkolnitsky, Yevgeniy Lobanov. Topics. Review Block Diagram Bill Of Materials Electrical Scheme Layout Stack Future Plans – Time Table. Review.

kioshi
Download Presentation

Pulse Generator

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Pulse Generator High Speed Digital Systems Lab Winter 2007/08 Design Presentation (Midterm ) Instructor: Yossi Hipsh Students: Lior Shkolnitsky, Yevgeniy Lobanov

  2. Topics • Review • Block Diagram • Bill Of Materials • Electrical Scheme • Layout Stack • Future Plans – Time Table

  3. Review • The main goal is to build a Programmable Pulse Generator. • The Generator will be integrated into an existing lab experiment, that teaches about High Speed Systems Phenomena: reflections, skew and jitter. • The Generator will create a very short (0.5-1 nsec) and a longer (10-13 nsec) pulse signal into transmission line.

  4. Short pulse Pulse width selection Long pulse Power supply I/O scheme Programmable Pulse Generator

  5. Power Supply 100 nsec 9 V Manual Selector 10 nsec 10 nsec 10 nsec 3.3 V Programmable Delay AND Splitter 5 V Level Translator Oscillator FF TTL DiffLVPECL 0.5-1 nsec Programmable Delay 3.3 V 2.3 V 0.5-1 nsec Detailed Block Diagram Voltage Regulator Voltage Regulator

  6. BOM Appendix 1 (click to jump)

  7. Electrical Scheme

  8. Layout Stack each metal layer - 1oz Copper SIGNAL FR 4 GND FR 4 Vcc (ECL) = 3.3 V each dielectric layer - TBD FR 4 Vtt = 1.3 V FR 4 Vcc (TTL) = 5 V

  9. Future Plans – Time Table

  10. Questions / Answers Thank you! 10

  11. Appendix 1 Resistors Capacitors Go back… 11

  12. Electrical Scheme (Signal Path Only)

  13. Time Table

  14. 100 nsec 10 nsec 0.5-1 nsec 3.3 V 2.3 V 0.5-1 nsec

More Related