1 / 5

Hardware Description Language

Hardware Description Language. Introduction. textual description of circuits structure behavior documentation Applications simulation - verification synthesis VHDL Verilog HDL. Module Representation. module smpl_circuit(A,B,C,x,y); input A,B,C; output x,y; wire e;

kitra-conrad
Download Presentation

Hardware Description Language

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Hardware Description Language

  2. Introduction • textual description of circuits • structure • behavior • documentation • Applications • simulation - verification • synthesis • VHDL • Verilog HDL

  3. Module Representation module smpl_circuit(A,B,C,x,y); input A,B,C; output x,y; wire e; and g1(e,A,B); not g2(y, C); or g3(x,e,y); endmodule e A x B C y

  4. add delay module cwdelay (A,B,C,x,y); input A,B,C; output x,y; wire e; and #(30) g1(e,A,B); or #(20) g3(x,e,y); not #(10) g2(y,C); endmodule

  5. add stimulus module stimcrct; reg A,B,C; wire x,y; cwdelay cwd(A,B,C,x,y); initial begin A = 1'b0; B = 1'b0; C = 1'b0; #100 A = 1'b1; B = 1'b1; C = 1'b1; #100 $finish; end endmodule

More Related