1 / 53

Arithmetic Operators Robust to Multiple Simultaneous Upsets

This presentation discusses the problem of dealing with multiple transient faults in arithmetic operators and presents current ideas and future development alternatives. It explores fault tolerance, error tolerance, and the challenges posed by multiple simultaneous faults in future technologies.

kpatel
Download Presentation

Arithmetic Operators Robust to Multiple Simultaneous Upsets

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Arithmetic Operators Robust to Multiple Simultaneous Upsets Carlos Arthur Lang Lisbôa, Luigi Carro calisboa@inf.ufrgs.br, carro@eletro.ufrgs.br Universidade Federal do Rio Grande do Sul Instituto de Informática and Departamento de Engenharia Elétrica DFT 2004 Cannes, France, 12/10/2004 DFT 2004

  2. Summary • Presentation purpose • Fault tolerance and error tolerance; multiple faults • Previous studies • CL2C/A adder • CL2C/M multiplier • The conventional multiplication process • Multiplication with bit stream generation • Theoretical results • MatLab simulations • CL2C/MAC Operator • Short term objectives (Luigi: manter algum ?) DFT 2004

  3. Presentation Purpose • To introduce a problem to be solved: How to deal with the occurrence of multiple transient faults in arithmetic operators ? • To present te current state of some ideas to solve this problem • To discuss the ideas and obtain feed-back and suggestions • Discuss future development alternatives DFT 2004

  4. Fault Tolerance Fault tolerance is the ability of a system to continue correct operation of its tasks after hardware or software faults occur. [Johnson, 1993] Fault tolerance tries to provide reliable operation in the presence of life-time faults and/or externally induced transient errors. [Breuer e Gupta, 2004] DFT 2004

  5. Error Tolerance A circuit is error tolerant with respect to an application if it contains defects that cause internal errors and might cause external errors, and the system that incorporates this circuit produces acceptable results. [Breuer e Gupta, 2004] DFT 2004

  6. Why Multiple Simultaneous Faults ? Future technologies, bellow 90nm, will present transistors so small that they will be heavily influenced by electromagnetic noise and SEU induced errors. ... Since many soft errors might appear at the same time, a different design approach must be taken. DFT 2004

  7. Multiple Faults Sources • New technologies: few electrons/channel • SEU influence • electromagnetic noise influence • temperature influence • Zero-defect manufacturing processes • users’ demand • cost to achieve • parameters spread makes corner-cases based design more difficult DFT 2004

  8. How to deal with faulty technologies? • The design process must take technology into account • If a gate is going to eventually fail, it will have an statistic behavior • First idea: to use gates with known statistic behavior DFT 2004

  9. Former Studies • Stochastic Operators [Gaines, 1969] • Stochastic adder simulation • “almost” exact: error by 1 • Stochastic multiplier simulation • precision heavily dependent on the number of samples • Filter simulation using stochastic operators • multiplier and adder together do not provide enough precision for this application • Short paper presented at IOLTS 2004 DFT 2004

  10. Randomnumbers generator (R) 1 n Cmp (V>R) 011010011010... Binaryvalue (V) n Stochastic Operators DFT 2004

  11. Stochastic Adder [Gaines, 1969] psum = p3  p1 + (1- p3)  p2 DFT 2004

  12. Stochastic Multiplier [Gaines, 1969] 01100010101 factor 1 01000000101 product factor 2 01010101101 pproduct = pfactor1 pfactor2 DFT 2004

  13. FIR Filter Input Output Stochastic FIR filter simulation output(multiplication with 8.192 samples) DFT 2004

  14. FIR Filter Input Output Stochastic FIR filter simulation output(multiplication with 64k samples) DFT 2004

  15. FIR Filter Input Output Stochastic FIR filter simulation output(multiplication with 1M samples) DFT 2004

  16. How to avoid the errors of the stochastic representation? • We need more precision • Which is the source of the errors ? • How to avoid them ? DFT 2004

  17. The Adder(CL2C/A) DFT 2004

  18. CL2C/A Adder (based on [Gaines, 1969]) poutput = psel.p1 + (1- psel).p2 se psel = 0,5, therefore poutput = 0,5.(p1 + p2) and the probability of the sum is twice the probability of the output DFT 2004

  19. Using a LFSR to generate the random values LFSR never reaches 0 28/63 bits 0 34/63 bits 1 DFT 2004

  20. Using a binary counter to generate the values (ramp) 28/63 bits 0 35/63 bits 1 DFT 2004

  21. CL2C/A adder: 35 + 21 = 56 111111111111111111111111111111111110000000...0000 (35 1s) 111111111111111111111010101010101010000000...0000 (28 1s) 111111111111111111110000000000000000000000...0000 (21 1s) 2 x count of 1s in output = 56 DFT 2004

  22. CL2C/A adder: 30 + 21 = 51 111111111111111111111111111111000000000000...0000 (35 1s) 111111111111111111111010101010000000000000...0000 (25 1s) 111111111111111111110000000000000000000000...0000 (21 1s) 2 x count of 1s in output = 50 (error = -1) DFT 2004

  23. CL2C/A adder: 15 + 8 = 23 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 . . . 0 0 0 0 (15 1s) 11111111111111111010101010101000000 . . .000000000 (23 1s) 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 . . . 0 0 0 0 0 (8 1s) Count of 1s in output = 23 (exact), but the bit stream length doubles DFT 2004

  24. The Multiplier(CL2C/M) DFT 2004

  25. Binary multiplication (2 bits x 2 bits)3 x 3 = 9 11 x 11 1 1 1 1 1 0 0 1 (x23)(x22)(x21)(x20) DFT 2004

  26. Binary multiplication (2 bits x 2 bits)3 x 3 = 8 (error: -11,1%) 11 x 11 1 1 1 1 1 0 0 0 (x23)(x22)(x21)(x20) DFT 2004

  27. Binary multiplication (2 bits x 2 bits)3 x 3 = 11 (error: +22,2%) 11 x 11 1 1 1 1 1 0 1 1 (x23)(x22)(x21)(x20) DFT 2004

  28. Binary multiplication (2 bits x 2 bits)3 x 3 = 1 (error: -88,9%) 11 x 11 1 1 1 1 0 0 0 1 (x23)(x22)(x21)(x20) DFT 2004

  29. Binary multiplication (2 bits x 2 bits)3 x 3 = 3 (error: -33,3%) 11 x 11 1 1 1 1 0 0 1 1 (x23)(x22)(x21)(x20) DFT 2004

  30. “Conventional” Multiplier B0.A1 B0.A0 A1 A0 x B1 B0 B1.A1 B1.A0 P3 P2 P1 P0 (x23)(x22)(x21)(x20) DFT 2004

  31. “Conventional” Multiplier A1 A0 x B1 B0 • Complexity increases with quantity of bits • Same for response time P3 P2 P1 P0 DFT 2004

  32. Multiplier that generates “bit stream” • lower complexity • lower response time • product bits must be counted • high “fan out” in “ms gates” B0.A1 B0.A0 A1 A0 x B1 B0 B1.A1 B1.A0 P3 P2 P1 P0 p8 p7 p6 p5 p4 p3 p2 p1 p0 DFT 2004

  33. Effect of a “bit flip”: error = 11,1% • stream stands to pairs of comple-mentary “flips” • each “flip” without a matching com-plementary “flip”: error = 11,1% B0.A1 B0.A0 A1 A0 x B1 B0 B1.A1 B1.A0 P3 P2 P1 P0 p8 p7 p6 p5p4 p3 p2 p1 p0 DFT 2004

  34. Effect of fault at a gate: error = 11,1% B0.A1 B0.A0 A1 A0 x B1 B0 B1.A1 B1.A0 P3 P2 P1 P0 p8 p7 p6 p5 p4 p3 p2 p1p0 DFT 2004

  35. Effect of fault at a gate : error = 22,2% B0.A1 B0.A0 A1 A0 x B1 B0 B1.A1 B1.A0 P3 P2 P1 P0 p8 p7 p6 p5 p4 p3p2 p1 p0 DFT 2004

  36. Effect of fault at a gate: error = 44,4% B0.A1 B0.A0 A1 A0 x B1 B0 B1.A1 B1.A0 P3 P2 P1 P0 p8 p7 p6p5p4 p3 p2 p1 p0 DFT 2004

  37. Multiplier (2 x 2 bits) in MaxPlusII(without gate redundancy) DFT 2004

  38. Multiplication with bit streamusing redundant gates • area increases very fast with the number of bits • uniform gate “fan out” B0.A1 B0.A0 A1 A0 x B1 B0 B1.A1 B1.A0 p8 p7 p6 p5 p4 p3 p2 p1 p0 DFT 2004

  39. Effect of a “flip” or fault: error = 11,1% • stands to any quantity of complementary “flips” • error is constant for each “flip” without a matching complementary “flip” B0.A1 B0.A0 A1 A0 x B1 B0 B1.A1 B1.A0 p8 p7 p6 p5 p4p3 p2 p1 p0 DFT 2004

  40. Multiplier (2 x 2 bits) in MaxPlusII(with gate redundancy) DFT 2004

  41. C L2 C/ M Product stream serialization (w/o counting) DFT 2004

  42. Products Simulation: 3 x 3 and 2 x 1 DFT 2004

  43. Multiplication with 1 redundant bit per factor:instead of 3 x 3 = 9  6 x 6 = 36  4 = 9 0 0 0 110 1 1 0 x 1 1 0 110 1 0 0 1 0 0 (x25) (x24) (x23)(x22)(x21)(x20) Bit stream (36 ones and 13 zeros): 1111111111111111111111111111111100001111000000000 Binary value obtained counting the 1s = 100100 DFT 2004

  44. Effect of “bit flips” on the bit stream Bit stream (36 ones and 13 zeros): 1111111111111111111111111111111100001111000000000 Binary value obtained counting the 1s = 100100 • Divisions by “virtual shift right” (integer quocient) • without faults: 36  4 = 9 • any quantity of complementary “flips”: 36  4 = 9 • balance of up to 3 “positive flips”: 39  4 = 9 • balance of up to 4 “negative flips”: 32  4 = 8 • Note: • fault tolerance already much higher than that of parity based schemes, but error by 1 = 11,1% to 100%, depending on the product value DFT 2004

  45. Multiplication with 2 redundant bits/factor:instead of 3 x 3 = 9  12 x 12 = 144  16 = 9 0 0 0 0 0 0 0 0 11 0 0 x 1 1 0 0 1 10 0 1 10 0 1 0 0 1 0 0 0 0 Bit stream now has 144 ones and 81 zeros Binary value obtained by counting 1s = 10010000 DFT 2004

  46. Effect of “bit flips” on the bit stream Bit stream now has 144 ones and 81 zeros Binary value obtained by counting 1s = 10010000 • Divisions by “virtual shift right” (integer quocient) • without faults: 144  16 = 9 • any quantity of complementary “flips”: 144  16 = 9 • balance of up to 15 “positive flips”: 159  16 = 9 • balance of up to 16 “negative flips”: 128  16 = 8 • Note: • Even with increased redundancy, the “error by 1” problem remains: = 11,1% to 100%, depending on the product value. DFT 2004

  47. 1 0 0 1 1 0 0 0 In order to “add 8”, “turning on” this bit is enough; in practice, there is no addition, only connections to Vdd. Multiplication with 2 redundant bits/factorand “excess of 0.5” in the product3 x 3 = 9  12 x 12 + 8 = 152  16 = 9,5 0 0 0 0 11 0 0 x 1 1 0 0 0 0 0 0 1 10 0 1 10 0 1 0 0 1 0 0 0 0 Bit stream now has 152 ones and 73 zeros Binary value obtained by counting 1s = 10011000 DFT 2004

  48. Effect of “bit flips” on the bit stream Bit stream now has 152 ones and 73 zeros Binary value obtained by counting 1s = 10011000 • Divisions by “virtual shift right” (integer quocient) • without faults: 152  16 = 9 • any quantity of complementary “flips”: 152  16 = 9 • balance of up to 7 “positive flips”: 159  16 = 9 • balance of up to 8 “negative flips”: 144  16 = 9 ! • Note: • Now it is even better and still stands to multiple transient faults (or manufacturing errors ?) !!! DFT 2004

  49. Simulation with MatLab DFT 2004

  50. Number of redundant bits in the product versus tolerance to “flips” f = factors’ width; r = # of redundant bits in the product • Notes: • “r” may be an odd number • fault tolerance does not depend on the factors’ width (f); it depends on “r” • the total quantity of bits that can change to 1 (w/o matching complementary flips) is 2r-1-1 • the total quantity of bits that can change to 0 (w/o matching complementary flips) is 2r-1 DFT 2004

More Related