1 / 27

Lecture 6

Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut. Lecture 6. Complex NMOS. V DD. V DD. A. A. C. C. B. B. Y. Y. A. B. A. B. C. C.

kylan-vance
Download Presentation

Lecture 6

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Lecture 6 Complex NMOS

  2. VDD VDD A A C C B B Y Y A B A B C C Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut In the Past

  3. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Memory NMOS

  4. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Dynamic RAM 1. Dynamic RAM using 6 NMOS High bit rate word sequential 1 1 B A

  5. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Dynamic RAM 2. Dynamic RAM using 4 NMOS Row select

  6. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Dynamic RAM using 4 NMOS B1 - bit line B2 - bit line

  7. Activate word line I I = 0 off on Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Read Dynamic RAM using 4 NMOS

  8. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Write “0” in Dynamic RAM using 4 NMOS 1 0 ON OFF Cg2 Release Q until not have I at T2, then Cg1 charge Q until T1 ON Flip/Flop

  9. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Dynamic RAM using 3 NMOS Read/write start at f2 = 1 1

  10. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Write “1” in Dynamic RAM using 3 NMOS write and f2 = 1 0 off Y = 1

  11. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Write “0” in Dynamic RAM using 3 NMOS write and f2 = 0 1 Off No changing

  12. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Read Dynamic RAM using 3 NMOS write and f2 = 0 / read and f2 = 1 ON OFF Off when Y = 0 If Y = 1 bit line = 0 if Y= 0 bit line = 1

  13. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Dynamic RAM using 1 NMOS

  14. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Write into Dynamic RAM using 1 NMOS 1 Write ‘1’ with charge Cs Value which want to write ‘0’ or ‘1’ Write ‘0’ with nocharge Cs

  15. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Read Dynamic RAM using 1 NMOS 0 discharge Q ‘0’ or ‘1’ detect with sense amplifier

  16. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Static RAM

  17. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut ROM • PROM (mask programmable rom) • EPROM (erasable programmable rom) • EEPROM (electrically erasable programmable • rom)

  18. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Memory Structure in VLSI

  19. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut ROM circuit, 4x4 bit NOR based ROM Array

  20. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut

  21. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut 4x4 bit NAND based ROM Array

  22. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Shift Register • temporary memory using in Data path Half register Half register

  23. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Half Register Half register

  24. Combination Combination Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Data Path input input

  25. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut PLA (Programmable logic arrays) • Built by R. Preobsting NOR-NOR Structure (Product of Sum)

  26. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut PLA (Programmable logic arrays) Change to be NOR logic before program

  27. Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut How to program PLA

More Related