1 / 26

DSP SWITCH Digital Systems Laboratory Winter 2002-2003

DSP SWITCH Digital Systems Laboratory Winter 2002-2003. Semester A final Presentation. Presenting: Yaron Yagoda Kobi Cohen. Supervisor: Isaschar Walter. PROJECT GOALS. Adjusting hardware architecture according to specific signal processing software dataflow.

makoto
Download Presentation

DSP SWITCH Digital Systems Laboratory Winter 2002-2003

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. DSP SWITCHDigital Systems LaboratoryWinter 2002-2003 Semester A final Presentation Presenting: Yaron Yagoda Kobi Cohen Supervisor: Isaschar Walter

  2. PROJECT GOALS Adjusting hardware architecture according to specific signal processing software dataflow. Designing and implementing a flexible topology of communication(using the McBSP Protocol) between several DSPs and the PC.

  3. Problem Description DSP DSP DSP DSP Hardware complexity of O(N^2)

  4. GENERAL DESCRIPTION -GUI -DRIVER ALTERA FLEX 10KE DSP DSP Switch Matrix PCI BUS DSP PCI CORE DSP

  5. BLOCK DIAGRAM ALTERA DSP FPGA DSP PCI BUS PCICORE DSP DSP McBSP PROTOCOL

  6. BLOCK DIAGRAM )for pipelined connection) ALTERA DSP FPGA DSP PCI BUS PCICORE DSP DSP McBSP PROTOCOL

  7. ALTERA DEVELOPMENT CARD

  8. McBSP PIN DESCRIPTION Pin I/O Description CLKR O Receive clock CLKX O Transmit clock DR I Received serial data DX O Transmitted serial data FSR I Receive frame synchronization FSX O Transmit frame synchronization

  9. McBSP SIGNALS

  10. FPGA STRUCTURE Pci core Local Side application

  11. The Local Side Application DSPs FROM PCI CORE Dx The Switch Matrix Fx Main Control Dr clkr clkx Fr

  12. CONTROL STRUCTURE Read Enable signals Read Structures Configuration Main Control TO PCI CORE Write Structures Configuration PC read PC write

  13. Main Control The Main control unit has the following three main tasks: 1. Configuration of the connections between the DSPs. 2. Writing data to a chosen McBSP port. 3. Reading data from a chosen McBSP port.

  14. THE SWITCH MATRIX The configuration determines for each DSP where to write its data, whether it is another DSP or the pc. The switch matrix is constantly trying to read from each one of the McBSP ports. When it is able to read certain data it transfers it to another McBSP port according to the data in it’s configuration register.

  15. The Switch Matrix structure PC read PC_write Detailed on the Next slides Reading from The McBSP Writing to The McBSP

  16. The Switch Matrix cont(1)

  17. The Switch Matrix cont(2)

  18. The Switch Matrix cont(3)PC_read To main control From main control From McBSP Read structures

  19. The Switch Matrix cont(4)PC_write To McBSP write structures From main control From McBSP write structures

  20. McBSP READ UNIT

  21. McBSP WRITE UNIT

  22. The GUI

  23. THE GUI • The GUI gives the user an easy way to configure the Switch Matrix. • Through the GUI the user can define the connections between the pc and the DSPs. • The GUI also allows passing data to each one of the DSPs through the driver. • In the GUI we have 8 McBSP ports for the four DSPs we have ,two for each one. And one port for the PC. • The GUI gives us the option to write or read data to the configured DSP .

  24. PROJECT STATUS • Introduction with the pci core. • Implementation of a simple Input/Output program on the Altera card. • Studying and implementing the McBSP protocol. • Full implementation of the switch matrix. • Communication with one McBSP. • Simulation of the whole system.

  25. FURTHER GOALS • Finishing the GUI. • Debugging.

  26. FURTHER DEVELOPMENTS FOR NEXT SEMESTER • Implementing dynamic configuration. • Writing a program in the DSP CCS that tests the project. • Creating connection in hardware to all DSPs.

More Related