1 / 33

Andes Technology: Leading SOC Processors Innovator

Explore Andes Technology, a leading innovator in SOC processors since 2005, offering a range of powerful solutions for various market segments. Learn about their products, milestones, and market opportunities. Discover the advanced features and applications of AndesCore processors and their essential toolchain for efficient development. Expand your knowledge of cutting-edge technology with Andes Technology.

mariareynolds
Download Presentation

Andes Technology: Leading SOC Processors Innovator

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. 晶心科技Innovate SOC ProcessorsTM

  2. Outline • Company Introduction • Products Introduction ANDES Confidential

  3. Company Introduction ANDES Confidential

  4. Overview of Andes Technology Andes Highlights • Founded in 2005 March • First tier investors and partners (Government VC, MediaTek, and Faraday) • USD$20M capital for financial stability Andes’ Mission • Provide the best processor-based SoC solution Market Opportunities • The demand of multi-standard and multi-functions for different applications due to the device convergence of consumer electronics • The BRICs demand a big volume for low cost products • Fast growing market in Asia, world-wide IC designs move to Asia ANDES Confidential

  5. Milestones • 03/2005 : Company established • 03/2006 : Andes ISA debut • 12/2006 : AndeSight/AndESLive beta release • 07/2007 : AndeSight/AndESLive v1.2 release • 07/2007 : First AndesCore N1213-S release • 10/2007 : UMC 130nm N1213 hardcore at ~600MHz • 04/2008 : AndeSight 1.3 release • 07/2008 : AndesCore N1003-S release • 07/2008 : AndeSight 1.3.1 release • 09/2008 : AndesCore N903-S release • 09/2008 : TSMC 90nm N1213 hardcore at ~660MHz ANDES Confidential

  6. Products Introduction ANDES Confidential

  7. Andes’ Main Lines of Business AndeStar™ Andes 16/32-bit Mixable ISA AndesCore™ CPU Core Family AndESLive™ ESL Integrated Virtual Environment Andes Embedded™ AndeSoft™ Optimized Target SW such as Linux/RTOS, Middleware, and Application Software. AndeSight™ Integrated Development Environment AndeShape™ SoC + EVB + ICE ANDES Confidential

  8. AndesCore™ ANDES Confidential

  9. AndesCoreTM Market Segments • MID/Netbook • MFP • Networking • Gateway/Router • Home entertainment • Smartphone/Mobile phone High-end N12 series • Portable audio/media player • DVB/DMB baseband • DVD • DSC • Toys, Games Mid-range N10 Series • MCU • Storage • Automotive control • Toys Low-end N9 Series ANDES Confidential

  10. JTAG/EDM N9 uCore Instr LM/IF Instr Cache Data Cache Data LM/IF External Bus Interface APB/AHB/AHB-Lite/AMI N903: Low-power Cost-efficient Embedded Controller • Features: • Harvard architecture, 5-stage pipeline. • 16 general-purpose registers. • Static branch prediction • Fast MAC • Hardware divider • Fully clock gated pipeline • 2-level nested interrupt • External instruction/data local memory interface • Instruction/data cache • APB/AHB/AHB-Lite/AMI bus interface • Power management instructions • 45K ~ 110K gate count • 250MHz @ 130nm • Applications: • MCU • Storage • Automotive control • Toys ANDES Confidential

  11. N903 Competition *TSMC free library with max speed synthesis constraint ANDES Confidential

  12. N1033A: Lowe-power Cost-efficient Application Processor • Features: • Harvard architecture, 5-stage pipeline. • 32 general-purpose registers • Dynamic branch prediction • Fast MAC • Hardware divider • Audio acceleration instructions • Fully clock gated pipeline • 3-level nested interrupt • Instruction/Data local memory • Instruction/Data cache • DMA support for 1-D and 2-D transfer • AHB/AHB-Lite/APB bus • MMU/MPU • Power management instructions • Applications: • Portable audio/media player • DVB/DMB baseband • DVD • DSC • Toys, Games ANDES Confidential

  13. N1033A Competition *TSMC free library with max speed synthesis constraint ANDES Confidential

  14. JTAG/EDM EPT I/F N12 Execution Core ITLB DTLB MMU Instruction Cache Instruction LM Data LM Data Cache DMA External Bus Interface AHB HSMP N1213 – High Performance Application Processor • Features: • Harvard architecture, 8-stage pipeline. • 32 general-purpose registers • Dynamic branch prediction. • Multiply-add and multiply-subtract instructions. • Divide instructions. • Instruction/Data local memory. • Instruction/Data cache. • MMU • AHB or HSMP(AXI like) bus • Power management instructions • Applications: • Portable media player • MFP • Networking • Gateway/Router • Home entertainment • Smartphone/Mobile phone ANDES Confidential

  15. N1213 Competition *TSMC free library with max speed synthesis constraint ANDES Confidential

  16. IDE Toolchains AndESLive Simulator AndESLive Builder AICE AndeShape AndeSight AndESLive

  17. AndESLive ™ & AndeSight ™ ANDES Confidential

  18. user ICE Evaluation Board Andes Total SW Solution Andesight™ Integrated Development Environment (IDE) Andeslive™ Andeshape™ Toolchains: Compiler Assembler Linker Debugger Simulation Engine SoC Builder Andes SW Solution = + + Andeslive™ Andesight™ Andeshape™ ANDES Confidential

  19. AndESLive Highlights • SoC builder • Pre-defined models of AndesCore, peripheral IPs, bus • Drag-n-Drop to add components and/or bus from Palette • Two clicks to connect pins or ports • Table driven and setting of components properties, memory map, and IRQ • Simulator • Cycle-based and instruction-based simulator • Fast to run software application • Visibility of debugging and profiling data • Simulation of I/O devices ANDES Confidential

  20. AndESLive Models ANDES Confidential

  21. AndESLive Virtual IO • UART • LCD • RTC • PWM • GPIO ANDES Confidential

  22. Drag-n-Drop components and bus AndESLive Builder Drag-n-Drop components and bus ANDES Confidential

  23. AndeSight Installation • Installation package • AndeSight • AndESLive • Toolchains • Cygwin (Windows only) • Demo cases • Optimum System requirements • Windows XP operating system • 1 GB of RAM for minimum requirement • 1.41 GB of free disk space for AndeSight v1.3.1 • 2.00 GB of free disk space for AndeSight v1.3.2 • +400 MB if Cygwin is to be installed ANDES Confidential

  24. AndeSight UI Toolbar Project Explore Editor Outline Properties and Console ANDES Confidential

  25. AndeShape™ ANDES Confidential

  26. AndeShape™ • ADP-XC5FF676 FPGA Based Development Platform ANDES Confidential

  27. ADP-XC5FF676 FPGA Based Development Platform • Hardware features: • Xilinx XC5VLX110-1FF676 FPGA • Encrypted Bitstreams support • 144 pins SO-DIMM for SDRAM • 32MB on-board NOR flash • 10/100 Ethernet • MII connector for external 10/100 PHY • RS232 serial port x2 • X-Bus expansion slot • AHB bus connector • SD memory card slot • IDE connector • Xilinx XCF32P FPGA configuration flash • JTAG configuration port • Five user push button switches • LCD I/F • I2S Audio Codec • 7 segment LED display x2 ANDES Confidential

  28. AndeShape™ ADP-AG101 Platform GPIOs Power Subsystem Memory Subsystem AHB Header Debug Port & AICE LCD Connector Key Pad Connector AG101 SOC UARTs RJ 45 Connector Audio Codec Subsystem CF & SD/MMC Slot (On the back) ANDES Confidential

  29. N1213 Bus Controller MAC 10/100 USB2.0 AHB Bus LCD Controller SDRAM Controller DMA Controller SRAM Controller AHB to APB Bridge PWM I2C GPIO INTC WDT Timer RTC APB Bus Power Manager ST UART BT UART SSP CF I2S SD/ MMC Block Diagram of ADP-AG101 ANDES Confidential

  30. Features of ADP-AG101 • AMBA 2.0 based AHB environment for new IP verification • High integration flexibility for bus extension • 32MBx2 SDRAM with one SODIMM slot • 512KB Boot ROM with 32MBx2 flash memory • Header for LCD plus touch screen module • 3 GPIO keypads and 6x6 Key pad header • On-board 10/100 PHY and RJ45 connector • CF & SD slot, providing CF & SD/MMC card access • On-board AC97 & I2S codec, selected by switch • 2 DB9 UART connectors • Andes ICE interface for function debugging ANDES Confidential

  31. AndeSoft ™ ANDES Confidential

  32. OS • Linux v2.4, v2.6 • Nucleus PLUS • uC/OS-II • ECOS • Local Memory and DMA for non-OS • BSP v2.0.0 • Linux v2.6 • Andesboot • Non-OS Demo Program • ADP-AG101 and ADP-XC5 platform support • Libraries • gLibC • newLibC • … • Device Drivers • Ethernet • LCD controller • DMA • UART • I2S, I2C • … ANDES Confidential

  33. Andes Linux Software Solutions Applications Browser: Qt Webkit, Webkit/SDL, Dillo GUI: XFree86, Xorg, QT/Embedded, SDL, Nano-X, FLTK Toolkit: GTK+, glib, pango, cairo, blackbox, tk, ImageMagick Networking: wget, curl, lynx, samba, rdesktop, amsn, dropbear, openssh, boa Multimedia: fbv, madplay, mplayer, vlc, gstreamer, gnash, ALSA audio API Utility: busybox, mtd, pkgconfig, opkg, tar, make, coreutils Script: bash, tcl, python Libraries Graphics: libjpeg, libpng, libtiff, libungig Audio: mp3, aac, mp4, ogg, AMR Video: mpeg-1, mpeg-4, h.264, divx, xvid Utility: libz, libncurses, libSDL, libssl, libxml, libxslt, libcurl. libsqlite Andes Software Solution Stack Middleware VOIP, iaSolution JVM, Alvaview and III for Multimedia Toolchain: gcc, gdb, newlib, glibc, binutils, sid Debugging: AICE,Trace32, gdbserver, kgdb, strace Profiling: oprofile, gprof, simulator profiling Development Tools Device Drivers INTC, DMA, TIMER, UART, LCD, TOUCH PANEL, SD, PCI, USB, MAC RTC, CF, GPIO, WDT, SPI, SSP, I2S, AC97, Wireless and so on Operating Systems Linux 2.4 and Linux 2.6 ANDES Confidential

More Related