1 / 14

CMS Phase 2 Tracker R&D R. Lipton 3/ 27/2014

CMS Phase 2 Tracker R&D R. Lipton 3/ 27/2014. Module R&D Allocation: Requested ~ $320k, received ~160k Eliminate VICTR testing (continue with FNAL funds and whatever time is available) Eliminate engineering for contributions to the PS chip Eliminate interconnect R&D

micol
Download Presentation

CMS Phase 2 Tracker R&D R. Lipton 3/ 27/2014

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. CMS Phase 2 Tracker R&DR. Lipton 3/27/2014 Module R&D Allocation: • Requested ~ $320k, received ~160k • Eliminate VICTR testing (continue with FNAL funds and whatever time is available) • Eliminate engineering for contributions to the PS chip • Eliminate interconnect R&D • Institutes received 70-80% of requested labor funding, Fermilab about 30% • M&S cut by about ½ • Travel unchanged - I plan to send this back to Max next week

  2. Other Items • US sensor manufacturing was also not funded (in Uli’s proposal). We may try to pursue this through an SBIR or drop the initiative. • Additions to the dummy layout: • Wafer fiducials and cut lines • Chip placement fiducials

  3. Wafer layout

  4. Flipping the MaPSA upside down Nov 2013 Strip sensor Pixel Sensor Cooling …Plus: Cannot get bumped MPAs from TSMC Because of mixed wire/bump bond requirement - Why not shift constraint to more flexible sensor producer ? Proposal Strip sensor Extended Pixel Sensor Cooling francois.vasey@cern.ch

  5. TSVs We had originally planned to collaborate with CERN on the TSV work based on the 3T chip. The vendor doubled his price and we had to drop out of that phase. I hope to keep this work going in the US, funds are still allocated. An obvious possibility is to demonstrate insertion of TSVs in the PSI46 chip – which can then be bonded to sensors and tested. This is synergistic with the TSV interests of the phase 2 pixels. I have written to Jorgen Christianson, Roland Horisberger, Gino Bollaso far with no response…

  6. Update on 3D • We received word that processing of the final 3D wafers integrated with sensors is complete at Ziptronix. • Although not perfect the process looks encouraging. • This was an extremely ambitious process involving three layers of DBI bonded parts. Excellent alignment

  7. Wafer 2 Die Wafer Handle bond Ziptronix Proprietary

  8. Wafer 2 Die to Wafer bond • Ultrasonic microscopy • White are bond voids VICTR VIPIC VIP Ziptronix Proprietary

  9. Karlsruhe

  10. FPIX Thoughts • I think that a design based on a simple disk (no turbine blades) should be pursued for phase 2 • I also think that such a design could also utilized TSVs to great effect, simplifying geometry and assembly. • Thermal mismatch between readout PCB and silicon • Flex on CF? • We could test this with wafers intended for the 3D interposer work Readout PCB ROIC ROIC sensor Carbon fiber/carbon foam disk CO2 cooling

  11. Modules 30 degreerectangular ICs

  12. Wedges

  13. 22.5 deg

  14. Wedges… • Wedges are nice but … • Need plasma or laser dicing (not a big deal) • Require at least 3 different chip variants. At least $200k per mask set for each design • Wedge • Mirror wedge • Rectangle • The periphery is hard to manage • Chip design tools do not easily accommodate non-Manhattan geometries • Central chip has no area for periphery

More Related