1 / 16

Topics

Topics. Derivation of transistor characteristics. MOSFET gate as capacitor. Basic structure of gate is parallel-plate capacitor:. gate. +. x ox. SiO 2. V g. -. substrate. Parallel plate capacitance. Formula for parallel plate capacitance: C ox =  ox / x ox

mikkel
Download Presentation

Topics

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Topics • Derivation of transistor characteristics.

  2. MOSFET gate as capacitor • Basic structure of gate is parallel-plate capacitor: gate + xox SiO2 Vg - substrate

  3. Parallel plate capacitance • Formula for parallel plate capacitance: Cox = ox / xox • Permittivity of silicon: ox = 3.46 x 10-13 F/cm2 • Gate capacitance helps determine charge in channel which forms inversion region.

  4. Threshold voltage Components of threshold voltage Vt: • Vfb = flatband voltage; depends on difference in work function between gate and substrate and on fixed surface charge. • s = surface potential (about 2f). • Voltage on paralell plate capacitor. • Additional ion implantation.

  5. Body effect • Reorganize threshold voltage equation: Vt = Vt0 + Vt • Threshold voltage is a function of source/substrate voltage Vsb. • Body effect  is the coefficienct for the Vsb dependence factor.

  6. Example: threshold voltage of a transistor Vt0 = Vfb + s + Qb/Cox + VII = -0.91 V + 0.58 V + (1.4E-8/1.73E-7) + 0.92 V = 0.68 V Body effect n = sqrt(2qSiNA/Cox) = 0.1 DVt = n[sqrt(s + Vsb) - sqrt(Vs)] = 0.16 V

  7. More device parameters • Process transconductance k’ = Cox. • Device transconductance  = k’W/L.

  8. Channel length modulation length parameter •  describes small dependence of drain corrent on Vds in saturation. • Factor is measured empirically. • New drain current equation: • Id = 0.5k’ (W/L)(Vgs - Vt) 2(l- l Vds) • Equation has a discontinuity between linear and saturation regions---small enough to be ignored.

  9. Gate voltage and the channel gate source current drain Vds < Vgs - Vt Id gate source current drain Vds = Vgs - Vt Id gate source drain Vds > Vgs - Vt Id

  10. Leakage and subthreshold current • A variety of leakage currents draw current away from the main logic path. • The subthreshold current is one particularly important type of leakage current.

  11. Types of leakage current. • Weak inversion current (a.k.a. subthreshold current). • Reverse-biased pn junctions. • Drain-induced barrier lowering. • Gate-induced drain leakage; • Punchthrough currents. • Gate oxide tunneling. • Hot carriers.

  12. Subthreshold current • Subthreshold current: • Isub = ke[(Vgs - Vt)/(S/ln 10)][1-e-qVds/kT] • Subthreshold slope S characterizes weak inversion current. • Subthreshold current is a function of Vt. • Can adjust Vt by changing the substrate bias to control leakage.

  13. The modern MOSFET Features of deep submicron MOSFETs: • epitaxial layer for heavily-doped channel; • reduced area source/drain contacts for lower capacitance; • lightly-doped drains to reduce hot electron effects; • silicided poly, diffusion to reduce resistance.

  14. Circuit simulation • Circuit simulators like Spice numerically solve device models and Kirchoff’s laws to determine time-domain circuit behavior. • Numerical solution allows more sophisticated models, non-functional (table-driven) models, etc.

  15. Spice MOSFET models • Level 1: basic transistor equations of Section 2.2; not very accurate. • Level 2: more accurate model (effective channel length, etc.). • Level 3: empirical model. • Level 4 (BSIM): efficient empirical model. • New models: level 28 (BSIM2), level 47 (BSIM3).

  16. Some (by no means all) Spice model parameters • L, W: transistor length width. • KP: transconductance. • GAMMA: body bias factor. • AS, AD: source/drain areas. • CJSW: zero-bias sidewall capacitance. • CGBO: zero-bias gate/bulk overlap capacitance.

More Related