1 / 22

Intermediate Readout-System for Si detectors Haik Simon • GSI Darmstadt

Intermediate Readout-System for Si detectors Haik Simon • GSI Darmstadt. Scope Boundary conditions Idea for a Frontend Summary. Triggered vs. non triggered readout. smooth transition from existing systems triggered systems will be replaced whenever they cause excessive dead time or

naava
Download Presentation

Intermediate Readout-System for Si detectors Haik Simon • GSI Darmstadt

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Intermediate Readout-System for Si detectorsHaik Simon • GSI Darmstadt • Scope • Boundary conditions • Idea for a Frontend • Summary

  2. Triggered vs. non triggered readout • smooth transition from existing systems • triggered systems will be replaced whenever they cause excessive dead time or • … are difficult to handle • Examples: (1) incoming tracker (deadtime) • (2) calorimeter (several 1’000-100’000 channels) • (3) delayed coincidences • … so don’t forcefully leave out trigger capabilities • and don’t force triggers to be there H. Simon ● R³B/EXL/ELISe 04/10

  3. EXL from RESR • distributed setup • 300’000 ch Si (DSSD), Si(Li), CsI shell H. Simon ● R³B/EXL/ELISe 04/10

  4. Rate estimate: Discussion needed ! aka Physics Input (example EXL) • Assumption 50 (?) kHz event rate, maybe 1000 (?) Si channels firing (real physics + bg (?) i.e. 10% occupancy), time stamp and ADC value (ca. 10 Bytes)  500 MBytes/sec digital information  compatible with fibres • Dito but no ADC inside  (i) 50 Mio analog values/sec to be multiplexed outside (ii) associated timestamps (i.e. 350 MBytes/sec)compatible with a few fibres • EXL: Don‘t forget Göran Thungstöm/Lars Westerberg H. Simon ● R³B/EXL/ELISe 04/10

  5. Ian Lazarus Si Ladder ASIC R3B conceptual design for Si tracker FEE and DAQ Draft 1 April 2008 DSSD ASIC NUSTAR DABC DAQ FEE Card Handles 16 ASICs, each 64ch = 1024ch. Total approx 100 FEE cards Gbit Ethernet fibre(s) R3B input code module Slow Control Fibre Ethernet either fibre or HDMI links BUTIS BUTIS Fan-out fibre links H. Simon ● R³B/EXL/ELISe 04/10

  6. GUI Asynchronous DABC:e.g. Network event building for MBS N. Kurz, J. Hofmann, W. Ott Linux PCs lxi011 LynxOS lxi012 TCP MBS frontend input eventbuilder x86-7 sender MBS frontend x86g-4 DIM, Java GE lxg0517 lxi014 lxi013 Event generator sender eventbuilder controller TCP input No common trigger for demo H. Essel, J. Adamczewski, S. Linev • DABC structure GE: Gigabit Ethernet

  7. DSSD ~100 µm SiLi 6.5mm Beam DSSD 300 µm CsI 200 mm  NUSTAR synergies:Common Demonstrator Layout R³B, EXL, … . First DSSD – e.g. 2.1 x 2.1 cm2, 0.3/1.25 mm pitch (PTI, EXL) or 0.1/0.1 mm pitch R³B Second DSSD – e.g 5.2 x 6.7 cm2, 0.1/0.2 mm pitch (Micron, EXL) or 0.1/0.1 mm pitch R³B Si(Li) or Si – e.g. 9 x 5 cm2, 4 x 2 pads ---- EXL CsI – e.g. volume 3 x 3 cm2 x 20 cm H. Simon ● R³B/EXL/ELISe 04/10

  8. Purpose of the R³B/EXL Demonstrators – Topics to be Investigated and Questions to be Solved Detection of MIP`s with thin DSSD`s Tracking with high resolution Performance of CsI in combination with Si detectors Energy and position resolution for protons, alphas for various energies Performance of DSSD`s with larger pitch size ( from 0.3-1.5 mm ) Very low threshold detection PSA Combination of DSSD`s with Si(Li)`s Vacuum compatibility Heat production Feedthroughs Noise Analysis Evaluation of realistic background conditions  Self Calibration and Monitoring ASIC specifications #ch.: ~1000, frontend in(high)vacuum (for EXL: bakeable to at least 150 ºC) trigger: external trigger  self triggerable dynamic range: 150 keV – 5 MeV ( in Si(Li) up to 100 MeV) data rate: 1-10 kHz H. Simon ● R³B/EXL/ELISe 04/10

  9. ROC ROC ROC s u B t u o d a e R Token Ring Scheme (NXYTER) “deadtime free”/no trigger out Ch. Schmidt (GSI) Sparse & derandomized readout • Periodic readout at 20MHz • Token asynchronously passes from channel to channel in search of data • Within one readout cycle token could pass through all channels • If token encounters occupied channels, data readout is initiated. • After readout the token passes to the next channel. • 20 MHz/128 Ch ≈ 160 kHz ENOB 10.4 ROC Token Timestamp Threshold Manager Ulrich Trunk Physikalisches Institut der Universität Heidelberg H. Simon ● R³B/EXL/ELISe 04/10

  10. Si FEE conclusion • For “plain” readout we should develop a boardbased on the VA32TA2 (negotiations in progress) • Problems with power consumption • PSD requires sampling electronics Intergration via EXPLODER (Kurz/Hoffmann/Ott) LVDS Fibre H. Simon ● R³B/EXL/ELISe 04/10

  11. Proton recoil/Ion detection in vacuum Front of the SSD (thickness 300µm) 41 × 72 mm2 , strip pitch 100mm Dynamic range – 100 keV - 14 MeV Resolution 50keV for 5.5MeV alphas • FEE • AMS(-02) readout: • e.g. NIM A 439 (2000) 53 • 6+10 read out 2*5(320) + 6(384) • VA_hdr.AMS64 resp. 9a chips • IDEAS/Norway FEE: < 3W / detector • SIDEREM (GSI/EE) • NO self trigger/ calib. pulser ! H. Simon ● R³B/EXL/ELISe 04/10 H. Simon ● NUSTAR DAQ around X-mas

  12. SIlicon Strip DEtector REadout Module (SIDEREM) J. Hofmann, W. Ott, N.Kurz (GSI) VA_S1 320 ch S HCC VA_S2 320 ch VA_K 384 ch K HCC 12 Bit ADC ca. 80 ms readout time (5MHz) DSP TMS320VC6414 (TI) FPGA Virtex-4 LX25 (Xilinx) H. Simon ● R³B/EXL/ELISe 04/10 H. Simon ● NUSTAR DAQ around X-mas

  13. Alternatives ? • VA32TA2 solves • several problems but “Jülich • system is too specialized” • MUST2: 30mW/channel !!! • & less sensitivity (but ok for thick detectors) •  Eric Delagnes DAPNIA/CEA H. Simon ● R³B/EXL/ELISe 04/10

  14. Typical # channels … • 32x32 channels • We go for 128 channels … H. Simon ● R³B/EXL/ELISe 04/10

  15. System design M. Holl TUDA „Analog Board“ V551 or SIDEREM AC coupled readoutDC coupled Commercial FGA test board (for playing …) H. Simon ● R³B/EXL/ELISe 04/10

  16. Timing to be generated … and summary M. Holl TUDA • „sparse“ readout by not reading all chips i.e. 1 out of 4 in this example • 32strips with 5MHz • interface to rest of DAQ • characterisation of Trigger Pulses i.e. hit mult. • and timing… • Verstile frontend with low • power consumption ! H. Simon ● R³B/EXL/ELISe 04/10

  17. XYTER as candidate system for Si readout EXLSilicon Particle Array R3B Calorimeter with inner tracker • 100µm / 300µm DSSD 100µm / 500µm * 5mm pitch • p,d,t,a recoils “0”-~1GeV (stopped ca. 5MeV … MIPS) • R³B just hit info (threshold DE ~ 50keV) ~ 10’000 ch. • EXL particle spectroscopy (∆E = 30 keV FWHM) ~100’000 ch. only 1..10 hits/event, @0.1Hz..10kHz ! H. Simon ● R³B/EXL/ELISe 04/10 H. Simon ● NUSTAR DAQ around X-mas

  18. R3B Si Tracker ASIC Proposal Shaper Pk Hold Mux PreAmp TFA Discr. • ASIC features: • Time Stamp • Zero Suppress • On chip ADC x64 Shaper Pk Hold PreAmp TFA Discr. Time Stamp Control ADC 12 bit 1MHz Buffer and Serial Readout Ian Lazarus

  19. Detector system synergies … •  Gaspard • Paris (LaBr3 , …) • FAZIA (PSD cap. Si,…) • S³ instrumentation • … H. Simon ● R³B/EXL/ELISe 04/10 H. Simon ● NUSTAR DAQ around X-mas

  20. Online pulse shape analysis Example: L. Bardelli 100 MS/s / 12Bit Mutterer et al IEEE TNS 47 (2000) 756 L.Bardelli et al: NP A746 (2004) 272 H. Simon ● R³B/EXL/ELISe 04/10

  21. Specialized Frontends (i) APV Frontend -- M. Böhmer, TUM • APV25-S1 RAL •  CMS (Si, …) • (128 channel analogue pipeline • 192 columns analogue storage. • 50 ns shaped pulses • 100mV / 25,000 electrons • 40MHz sample • Useful data marked • test pulser, pos/neg, …) • I²C control • Clck, Trg • Low power consumption • Readout board • (ADC + FPGA exists GTB/Fiber) H. Simon ● R³B/EXL/ELISe 04/10

  22. Integration chain within MBS (in hardware) Timestamps (TITRIS) FE Trigger Distribution (TRIDI) Logics Scaler/Downscale Deadtime locking Soft triggers (VULOM) Trigger Module (TRIVA) GTB FE data transfer (Cu/LWL) and Processing H. Simon ● R³B/EXL/ELISe 04/10

More Related