1 / 18

PIC 12F629/675

PIC 12F629/675. “Wide variety”. 8-84 pin RISC core, 12/14/16bit program word USART/AUSART, I 2 C, ADC, ICSP, ICD OTP/UV EPROM/FLASH/ROM Families: PIC12, PIC16, PIC17, PIC18. Highlights. 14bit program word 1792Bytes (1024k words) FLASH program memory (10 5 e/w) 64Bytes 8-bit RAM

nash-burks
Download Presentation

PIC 12F629/675

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. PIC12F629/675

  2. “Wide variety” • 8-84 pin • RISC core, 12/14/16bit program word • USART/AUSART, I2C, ADC, ICSP, ICD • OTP/UV EPROM/FLASH/ROM • Families: PIC12, PIC16, PIC17, PIC18

  3. Highlights • 14bit program word • 1792Bytes (1024k words) FLASH program memory (105 e/w) • 64Bytes 8-bit RAM • 128Bytes 8-bit EEPROM (106 erase/write cycle) • 6 I/O Pins, 24mA/pin • 10bit A/D Convertor (12F675 only) • Comparator • 1x8b, 1x16b, 1xWDT timers • DC-20MHz clock or internal 4MHz oscillator • ICD • Single-cycle instructions (branches 2) • 8-level stack • Direct, indirect, relative addressing • SLEEP mode • CMOS design (low power(< 1.0 mA @ 5.5V, 4.0 MHz), high speed, static)

  4. Blokové schema

  5. Registers • 2 banks, switch via STATUS<5> • Special Function Regs • 00h-1Fh • Core • Peripheral • General Purpose Regs • 20h-5Fh / A0-DFh • Mapped bank1bank0

  6. STATUS OPTION_REG INTCON PIE1 PIR1 PCON OSCCAL PCL PCLATH INDF FSR Core registers

  7. Peripherals • GPIO GPIO, TRISIO, WPU, IOCB • TIMER0 8bit • TIMER1 16bit, timer/async.counter/sync.counter • COMPARATOR internal reference, output • A/D 4x10bit multiplexed, available during SLEEP bias reduce • EEPROM128B, auto erase-before-write

  8. Features I • Configuration word • OscilatorDC-20MHz • LP,XT,HS • RC (CLKOUT/IO) • INTOSC (CLKOUT/IO) 4MHz • EC • Reset • MCLR Master Clear • POR Power-on Reset • PWRT Power-up Timer 72ms • OST Oscillator Start-up Timer 1024c after PWRT • BOD Brown-out Detect

  9. Features II • Interrupts(nothing except PC is saved!) • External GP2/INT • TMR0 Overflow • GPIO Change • Comparator • A/D • TMR1 Overflow • EEPROM Data Write

  10. Features III • Watchdog Timer • SLEEP • Code Protection • ID Location 2000h-2003h • IN CIRCUIT SERIAL PROGRAMMING

  11. Features IV • Power • <=4MHz • 2.0-5.5V (A/D off, -40°C-85°C) • 2.2-5.5V (A/D on, 0°C-85°C) • 2.5-5.5V (A/D on, -40°C-85°C) • 4-10MHz • 3.0-5.5V (0°C-85°C) • >10MHz • 4.5-5.5V (-40°C-125°C)

  12. ICSP • GP0 Data I/O • GP1 CLK • GP3 Programming voltage • Vss Ground • Vdd Power

  13. Instruction set • Orthogonal • 14bit word • 35 instructions • Byte-oriented 6+1+7b • Bit-oriented 4+3+7b • Literal and control 6+8b or 3+11b (CALL, GOTO)

  14. f … registr 00h-7Fh • d … destination 0=W, 1=f • b … bit address 0-7 • k … literal • Flags C,DC,Z

  15. ADDWF f,d ANDWF f,d CLRF f CLRW COMF f,d DECF f,d DECFSZ f,d INCF INCFSZ f,d IORWF f,d MOVF f,d MOVWF f NOP RLF f,d RRF f,d SUBWF f,d SWAPF f,d XORWF f,d Byte-oriented

  16. BCF f,b BSF f,b BTFSC f,b BTFSS f,b Bit-oriented

  17. ADDLW k ANDLW k CLRWDT IORLW k MOVLW k SUBLW k XORLW k CALL k GOTO k RETFIE RETLW k RETURN SLEEP Literal and Control

More Related