1 / 5

Customizable Domain-Specific Computing, NSF-0926127 Jason Cong, PI cdsc.ucla

2018 NSF Expeditions in Computing PI Meeting. Customizable Domain-Specific Computing, NSF-0926127 Jason Cong, PI http://www.cdsc.ucla.edu. Co-PIs University of California, Los Angeles Collaborators: Jens Palsberg , Glenn Reinman , Alex Bui, Eleazar Eskin , Mau-Chung Chang

noah
Download Presentation

Customizable Domain-Specific Computing, NSF-0926127 Jason Cong, PI cdsc.ucla

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. 2018 NSF Expeditions in Computing PI Meeting Customizable Domain-Specific Computing, NSF-0926127 Jason Cong, PI http://www.cdsc.ucla.edu • Co-PIs • University of California, Los Angeles Collaborators: Jens Palsberg, Glenn Reinman, Alex Bui, Eleazar Eskin, Mau-Chung Chang • Rice UniversityLead: Vivek Sarkar (Now at Georgia Institute of Technology) • Ohio State UniversityLead: P.Sadayappan • University of California, Santa BarbaraLead: Tim Cheng • KeyCollaborator:Intel,partner of the NSF InTrans (Innovation Transition) Program, NSF-1436827,Accelerator-Rich Architectures with Applications to Healthcare,

  2. Project Background and Aims • Motivation: Largeenergyefficiencygap betweengeneral-purposevs.customizedcomputing • Goal: Significantimprovementinperformance/watt with customizable architecture +automatedcompilation&runtime • Three levels of customization • Chip-level • Servernode-level • Datacenter-level LogScale 80x 800x Source: P Schaumont and I Verbauwhede, IEEE Computer 36(4), 2003

  3. CustomizedAcceleratorsatAllLevels Chip-level Datacenter-level FPCA[FCCM14] if projected on 45nm ASIC, 40xenergy gains over Dual-Core ARM @800MHz • CDSC cluster - eachnode • CPUProcessors • Virtex-7FPGA • 10GbNIC • AWSEC2F1.2xlarge: UltraScale+ VU9P FPGA ServerNode-level HeterogeneousClusterScheduling Whole-genome genome pipeline 7days->4.6hrs via parallelization + customization 43.5xand 1.5xenergy gains over a 12-core CPU and K40 GPU using a medium-sized FPGA[ICCAD16] Variant analysis:2xperformance&1.23xcostgains

  4. AutomatedCompilation&Runtime • Automated compilation and synthesis flows ->high-level programmability; • Runtime systems ->efficientacceleratordeployment&management • Blaze,abstracts FPGA accelerators as a service (FaaS) Runtime Resource Management for Customizable Heterogeneous Datacenters[SOCC16] Programming&MappingforCustomizableHeterogeneousArchitecture

  5. Impact • Publications • >350 publications, with multiple best-paper awards • Book on “customizable Computing” • Open-source Tools • CDSC mapper, PolyOpt, CMOST compilation tools, Blaze runtime, … • Start-up • Falcon Computing Solutions, Inc. • Outreach: • 28 high-school students for summer research, • 50% female, 28% African American, and 25% Latinos • New Courses • E.g. “Customizable computing for big-data applications” CS259 at UCLA

More Related