1 / 12

GLAST Large Area Telescope: AntiCoincidence Detector (ACD) Electrical Subsystem Review

Gamma-ray Large Area Space Telescope. GLAST Large Area Telescope: AntiCoincidence Detector (ACD) Electrical Subsystem Review. ACD Electrical Subsystem - Overview. 194 Independent electrical channels Six primary and six secondary Front-End Electronics (FREE) circuit cards

olina
Download Presentation

GLAST Large Area Telescope: AntiCoincidence Detector (ACD) Electrical Subsystem Review

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Gamma-ray Large Area Space Telescope GLAST Large Area Telescope: AntiCoincidence Detector (ACD) Electrical Subsystem Review

  2. ACD Electrical Subsystem - Overview • 194 Independent electrical channels • Six primary and six secondary Front-End Electronics (FREE) circuit cards • One High Voltage Bias Supply (HVBS) per FREE circuit card. Request to change to two HVBS • Up to 18 Photomultiplier Tube (PMTs) per FREE circuit card • One resistor network per PMT

  3. ACD Electrical Subsystem - Block diagram FREE circuit card

  4. ACD Electrical Subsystem – Component Status

  5. PAD FRAME OF TANNER I/O CELLS LVDS CELLS SIGNAL ROUTING TO PAD FRAME LOGIC CORE VDD RAIL GND RAIL GARC Development Front End Electronics (FREE) emulator. FPGA implementation of GARC GARC Layout Held design review at GSFC in July ’02 – no serious issues First generation is due August ‘02. FPGA implementation was tested. FREE FPGA emulator board is successfully communicating with the AEM at SLAC and GSFC GARC test board

  6. GAFE Development Preliminary test set-up for ACD first-generation analog ASIC (GAFE) VETO output from a 1 MIP signal input to the GAFE. Held design review at GSFC in July ’02 – no serious issues First generation: VETO and noise measurements of the analog section meet specifications. Some problems in the digital section and in the low-gain PHA linearity (secondary function) Second generation is due in August ‘02.

  7. High Voltage Bias Supplies

  8. HVBS Interfaces

  9. Electrical Subsystem – Schedule

  10. End of Presentation

  11. ASIC Design Review - GARC

  12. ASIC Design Review - GAFE

More Related