1 / 6

Instructional Processor for Efficient Task Execution

Learn how to streamline data processing with a comprehensive guide on the instructional processor. Understand the stack, buses, registers, and control signals for optimal performance. Dive into the intricacies of data manipulation and storage using multiplexers, ALU, and memory interactions.

othello-leander
Download Presentation

Instructional Processor for Efficient Task Execution

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Instructional Processor STACK BUS B BUS C BUS A 12 PC IR A1 A2 1 REGS 2 2 MUX A ALU R B MUX STATUS NZ MDR 12 MAR MEM

  2. ALU Multiplexers BUS A15-5 0's,A10-9 0's,A10-5 1's,A10-9 1's,A10-5 BUS A4-0 BUS B15-5 0's,B10-9 0's,B6-5 BUS B4-0 Branch 0 1 SRC or DST S 0 0 0 1 1 1 Sign (IR10) S S S 0 1 Address S 0 1 11 5 Extend S ALU B15-5 ALU B4-0 11 5 ALU A15-5 ALU A4-0 418_09

  3. Control Signals • BUS_A • BUS_B • REGS_Read1 • REGS_Read2 • Extend • Address • ALU_Op • MEM_Read • MEM_Write • Inc_PC • Load_PC • Push_PC • Pop_PC • Load_IR • REGS_Write • Load_STATUS • Load_MDR • Load_MAR • Clear 418_09

  4. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 OP MD OFFSET IR Branch Instruction Format 418_09

  5. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 OP SRC DST VALUE IR Data Instruction Format EA = Effective Address vv = Upper 2 bits of Value * = SRC only 418_09

  6. Data Instructions 418_09

More Related