1 / 4

Hardware Based Floating Point Processing

Hardware Based Floating Point Processing. All the ingredients for FPGA based floating point 28 nm Variable Precision DSP Block 28nm silicon enhancements for floating point IP: Fused Datapath : efficient floating point in Altera FPGAs Tools: DSP Builder Advanced Blockset

pascha
Download Presentation

Hardware Based Floating Point Processing

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Hardware Based Floating Point Processing • All the ingredients for FPGA based floating point • 28 nm Variable Precision DSP Block • 28nm silicon enhancements for floating point • IP: Fused Datapath: efficient floating point in Altera FPGAs • Tools: DSP Builder Advanced Blockset • Matlab/Simulink native support is floating point • Cholesky decomposition / matrix inversion design • Programmable in both matrix size and vector size • Ex: 20x20 with vector size of 10, 240x240 with vector size of 60 • Up to 1 Million matrices per second in a single core for time interleaved 20x20 matrices, multiple cores possible in single device • Floating point roadmap • Silicon / Tools / IP

  2. Single Channel Results: Single Core

  3. Multi-channel Results: Single Core

  4. Cholesky Throughput per FPGA device

More Related