1 / 22

BIST vs. ATPG

BIST vs. ATPG. Introduction . ATPG – A utomatic T est P attern G eneration BIST – B uilt- I n S elf T est. Common scan architecture. logic test methodologies are based on a full scan infrastructure all storage elements are connected together

queenie
Download Presentation

BIST vs. ATPG

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. BIST vs. ATPG

  2. Introduction • ATPG – Automatic Test Pattern Generation • BIST – Built-In Self Test

  3. Common scan architecture • logic test methodologies are based on a full scan infrastructure • all storage elements are connected together • Test patterns are pre-generated using a gate-level representation of the design netlist

  4. Common scan architecture • Patterns are stored in tester memory and scanned into the circuit using parallel scan chains

  5. Common scan architecture • Applying a test pattern consists of: • scanning in the pattern data • applying one or more functional clock cycles • scanning out the captured response data

  6. Common scan architecture • The number of scan chains is limited by: • Chip I/O • Tester channels • On-chip routing congestion

  7. Common scan architecture • BIST improves the scan infrastructure by adding: • An on-chip pattern generator • Feeds the scan chains • An on-chip result compressor • compresses the scanned out responses of all patterns into a final signature

  8. Where similarity ends… • ATPG – uses an on-chip pattern generator as a decompressor • BIST – uses an on-chip pseudo-random pattern generator (PRPG)

  9. Breaking the myths!!!

  10. Myth#1: ATPG achieves better fault coverage than logic BIST

  11. Why is that? • BIST uses random test patterns: • Lower stuck@ faults coverage • Designs will require a large number of random patterns

  12. Solution • Designs can be modified by inserting scan-accessed test points to increase their random pattern testability

  13. Breaking the myth • Empirical evidence shows that when 1 test point is added per 1,000 gates (1% overhead): • stuck@ fault coverages achieved with deterministic ATPG can be obtained with a reasonable number of random patterns • (50K to 100K range)

  14. Breaking the myth • Chip quality really depends on physical defect coverage • True defect coverage is proportional to the number of times each modeled fault is detected • Large number of random patterns results in significantly greater defect coverage than that achieved by the limited number of deterministic patterns

  15. Myth#2: ATPG approaches easily scale with growing chip sizes

  16. What is the problem? • ATPG tools typically operate on the fully flattened netlist • ever-growing CPU requirements • growing test pattern volumes • significant impact on the design cycle

  17. What is the problem? • Cores can be dealt with separately by fully isolating them with scan cells • The resulting overhead is typically prohibitive • pattern volume reductions represent only in a one-time improvement

  18. Solution • Hierarchical cores are made self-testable independently of other cores • Some patented techniques allow isolation of the core during test using little or no overhead

  19. Solution • Design changes in one core do not affect the logic BIST capabilities inserted in other cores • A core with logic BIST can be reused “as-is” without any modifications to the existing logic BIST capabilities

  20. More advantages • BIST does not require the storage of any test pattern data or require external control of clocks • it can be reused during board and system level testing. • reduces board and system manufacturing test development costs • helps time-to-market through faster hardware debug • When a chip fails functionally in the system, it can be debugged more reliably by running BIST

  21. More advantages • BIST can also be used for dynamic burn-in • Parallel execution of logic BIST on all devices on a burn-in board can be achieved using only the low-speed IEEE 1149.1 interface for board-level access. Pre burn-in tests can even be applied using the burn-in board, eliminating a test insertion

  22. Conclusion • ATPG continues to try to provide techniques to meet the testing challenges of complex designs • BIST capabilities originally developed to address these high-end design test has become field hardened and field proven solutions

More Related