1 / 15

Agenda

Agenda. 8:30 a.m. Introduction to The MathWorks, Xilinx, and Avnet 9:00 a.m. Video System Design with Simulink 9:45 a.m. Break 10:00 a.m. FPGA Implementation with Xilinx Tools 11:00 a.m. Co-simulation and Hardware Integration 11:30 a.m. Summary and Wrap-up. Video System Design Challenges.

rasco
Download Presentation

Agenda

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Agenda 8:30 a.m. Introduction to The MathWorks, Xilinx, and Avnet 9:00 a.m. Video System Design with Simulink 9:45 a.m. Break 10:00 a.m. FPGA Implementation with Xilinx Tools 11:00 a.m. Co-simulation and Hardware Integration 11:30 a.m. Summary and Wrap-up

  2. Video System Design Challenges • Analyze data, explore ideas, develop algorithms • Manage timing and concurrency issues • Understand the system-wide context • Incorporate hardware constraints • Test and verify design without final hardware • Iterate back to modify algorithm

  3. Using Simulink for Video System Design Multidomain modeling Incorporate legacy code Analyze design trade-offs MATLAB, C, C++, Ada, Fortran, RTL Implicit timing and concurrency Automatically generate hardware and software Rapidly prototype ideas

  4. Simulink Key Features Model, simulate, and analyze multidomain systems • Block diagram environment • Hierarchical, component-based modeling • Nonlinear, mixed-signal, multirate and multitasking system simulation • Extensive library of predefined blocks • Application-specific libraries available • MATLAB integration

  5. Go Farther with Simulink and Blocksets • Signal Processing Blockset • Video and Image Processing Blockset • Communications Blockset • RF Blockset

  6. Demo: Introduction to Simulink Construct your model through an intuitive block diagram Use Simulink Blocks to build your algorithm and model your system View signals from block to block to determine the effectiveness of your model

  7. Demo: Background Estimation Segment the two individuals from the rest of the scene Extract a video frame to use as a background

  8. Demo: Optical Flow Draw bounding boxes and count the number of cars in the frame Compare algorithms to segment cars from the road

  9. Video Processing Required Products • MATLAB • Simulink • Signal Processing Toolbox • Image Processing Toolbox • Signal Processing Blockset • Video and Image Processing Blockset

  10. Why use Simulink for Video Processing? • Modeling and simulation • Easily process streaming video • Visualize results at each step in your model • Extensive block library • Hundreds of blocks supporting video and image processing • No need to recreate standard algorithms • Multidomain modeling • Model ideas outside your area of expertise • Explore system-level design parameters • Integrate existing design components

  11. Case Study: Abandoned Object Detection

  12. Video System Design Challenges Where do we stand so far? • Analyze data, explore ideas, develop algorithms • Manage timing and concurrency issues • Understand the system-wide context • Incorporate hardware constraints • Test and verify design without final hardware • Iterate back to modify algorithm

  13. Incorporating Hardware Constraints • Convert from floating- to fixed-point data types • Model the dataflow for your hardware: • Line buffers for DSPs • Serial bitstream for FPGAs • Use blocks that can create the code you want: • Video and Image Processing Blockset -> C code • Xilinx System Generator -> HDL code

  14. Why use Simulink for Test and Verification? • Rapid test harness construction • Reuse existing code as your “golden reference” model • Easily set up test vectors, in-the-loop visualizations, and post-test analyses • Unified verification environment • Model mixed-signal, multirate, and other complex systems • Interface with third-party environments and tools • Continuous verification • Write less analysis code, spend more time on ideas • Incorporate hardware-in-the-loop testing

  15. Agenda 8:30 a.m. Introduction to The MathWorks, Xilinx, and Avnet 9:00 a.m. Video System Design with Simulink 9:45 a.m. Break 10:00 a.m. FPGA Implementation with Xilinx Tools 11:00 a.m. Co-simulation and Hardware Integration 11:30 a.m. Summary and Wrap-up

More Related