1 / 24

GTK_EOC_V1

GTK_EOC_V1. Activities Summary. Stand-alone test/DAQ system built up independent & FPGA based very efficient & professional (Matt). Activities Summary. Analog front-end tests performed preamplifier discriminator very good results -> Analysis - Massimiliano. GTK_EOC_V1.

raven-barker
Download Presentation

GTK_EOC_V1

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. GTK_EOC_V1 A. Kluge

  2. Activities Summary • Stand-alone test/DAQ system built up • independent & FPGA based • very efficient & professional (Matt) A. Kluge

  3. Activities Summary • Analog front-end tests performed • preamplifier • discriminator • very good results • -> Analysis - Massimiliano A. Kluge

  4. GTK_EOC_V1 • Power consumption • Simulations confirm present situation • Consumption of 100 mA comes from DLL and TDC hit registers • compared to other stand-alone DLL comparable • room for improvement A. Kluge

  5. Layout E. Albarran, P. Jarron, A. Kluge, J. Kaplon, M. Noy, S. Tiuraniemi

  6. AllPower 1.4VEnd ClockInGaasx0.8 E. Albarran, P. Jarron, A. Kluge, J. Kaplon, M. Noy, S. Tiuraniemi

  7. AllPower1.4VEndClockInGaasx0.8 E. Albarran, P. Jarron, A. Kluge, J. Kaplon, M. Noy, S. Tiuraniemi

  8. All power clock CCDb x5 E. Albarran, P. Jarron, A. Kluge, J. Kaplon, M. Noy, S. Tiuraniemi

  9. Allpowerclock CCDbx5+allpower1.4EndClockInGaasx0.8 E. Albarran, P. Jarron, A. Kluge, J. Kaplon, M. Noy, S. Tiuraniemi

  10. Hardware test & simulations • Design optimisation will be guided by hardware test and • simulations A. Kluge

  11. TDC results • TDC qualification • 125 ps bin size • < 0.2 LSB differential and integral non-linearity • comparable with stand-alone DLLs in the past • Simulation -> Elena • Measurements -> Matt A. Kluge

  12. Result summary • Analog front-end • noise 56 e- • jitter 70 ps • time walk compensated compensated jitter 70 ps • TDC • time bin 125 ps • integral and differential non linearity: < 0.2 LSB • jitter A. Kluge

  13. Plans • main tests still to be done • full chain tests concerning jitter and resolution • Simulation & Lab tests: improvement analysis • long list of qualification tests • Schematic & Layout improvements • Re-submission • dates May 10, Aug 9 2010 • Lab based laser tests with bonded assembly A. Kluge

  14. Summary • GTK_EOC_V1 demonstrator results are encouraging • analog noise & jitter, TDC linearity • even more considering the given man power situation • the rather short development time • Full list of qualification test still to be done • GTK_EOC_V2 submission • increases quality and understanding A. Kluge

  15. A. Kluge

  16. A. Kluge

  17. amplifier (MF) block boxwith cooling(Francois) FPGA RO card (MN) Laser (MF) Splitter Attenuator (GA) alignment light source µ-scopeaccess µ-manipulator (PR) mounting mechanics (MM, GN) assembly sensor card (MN) heat exchanger (GN) xy table (MF) chiller (GN,MM,JK) LV computer (MN, MF) optical table (MM) HV notes: our 1060 nm laser is uncooled (frequ shift) -> controlled climate Cooling test -> controlled temp + humidity

  18. What do we want to test and how -> • work out test protocol. • the prototype sensor assembly at a later stage the GTK assembly in terms of • time resolution • time walk compensation • noise immunity • pixel by pixel uniformity (front-end and bump bonding quality) • temperature qualification • What do we need for these tests • work out test system, laser, mechanics, electronics, software • Where do we get the material from, cost and delay -> • purchase if required • How can we build the test system -> • hardware and software • Where will we do the test? -> • organize a long term test lab • 14-4, Morel lab • First bonded assemblies planned for end of Feb • -> time line for laser setup A. Kluge

  19. Material • amplifier (MF) • Spec: amplitude programmable • Type: waiting for offer • Price • Laser (MF) exist already • Spec • Price • Splitter (AK) • Spec: more spec need to be discussed • Type: • Price: ~ 200 sfr • block box with cooling (MM, GN) • Spec: MM, GN will work out needs and propose a solution • Type: • Price A. Kluge

  20. Material • Attenuator (GA, AK) • Spec: need to wait whether amplifier is programmable • Type: • Price • alignment light source(MM AK) • Spec: research needs to be done • Type: • Price • mounting mechanics (MM, GN) • Spec: MM, GN will work out needs and propose a solution • Type: • Price • heat exchanger (GN) • Spec:GN will work out needs and propose a solution • Type: • Price A. Kluge

  21. Material • chiller (GN,MM,JK) • Spec: Spec:GN, MM, JK will work out needs and propose a solution • Type: • Price • optical table (MM) • Spec: MM collets offers • Type: • Price • HV • Spec: • Type: • Price • LV • Spec: • Type: • Price A. Kluge

  22. Material • computer (MN, MF) • Spec: needs to be bought • Type: • Price • xy table (MF) • Spec: MF asks for offers • Type: • Price • µ-manipulator (PR) • Spec: PR proposes device • Type: • Price • assembly • Spec: • Type: • Price A. Kluge

  23. Material • µ-scopemounting • Spec: not yet discussed • Type: • Price • sensor card (MN) • Spec: • Type: • Price • FPGA RO card (MN) • Spec: MN needs to evaluate wether we need a 2nd • Type: • Price A. Kluge

  24. A. Kluge

More Related