1 / 8

Lecture Topics: 11/19

Lecture Topics: 11/19. Paging Page tables Memory protection, validation Multilevel paging. Address Translation. The user process has one view of memory: its virtual address space In reality, the physical addresses of the process are entirely different maybe not contiguous

rigg
Download Presentation

Lecture Topics: 11/19

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Lecture Topics: 11/19 • Paging • Page tables • Memory protection, validation • Multilevel paging

  2. Address Translation • The user process has one view of memory: its virtual address space • In reality, the physical addresses of the process are entirely different • maybe not contiguous • maybe out of order • The address translation hardware (the MMU) must reconcile these two views at execution time

  3. Per-process Translation • Each process has its own virtual address space • The hardware must know how to translate addresses for this process • Context switches must now involve • register contents • program counter • memory management

  4. Data Structures for Paging • Page tables are too large to be kept on the chip (millions of entries) • Instead, the page tables are kept in memory • A special register, the page table base register (PTBR), points to the beginning of the page table for this process • The contents of this register must be changed during a context switch

  5. Memory Access Time • Our new procedure for accessing memory from a user process: • Send the virtual address of the memory location to the MMU • Translate the virtual page number to a physical page number by looking it up in the page table • Send the physical address (physical page number + offset) to the memory system • Twice the access time!

  6. Translation Lookaside Buffer • The problem: translating addresses by looking in memory is slow • The solution: cache translations • The implementation: a small hardware cache called a TLB (Translation Lookaside Buffer) • Note that this is different from caching the memory contents themselves

  7. TLB Example TLB VPN PPN Virtual Address: Physical Address: Page table PTBR

  8. Page Table Entries • The main purpose of a page table entry is to map a virtual page to a physical page frame • We can piggyback other information: • Is this page read-only, read-write, none? • Is this page currently valid? • This info propagates to the TLB as well • Now, relatively flexible memory protection can be defined, but delivered at hardware speeds

More Related