120 likes | 226 Views
Compiler Research How I spent my last 22 summer vacations. Philip Sweany. Why YOU should study compilers. Combines “all” of computer science Algorithms Architecture Software design, implementation, testing Useful in many computing disciplines Architecture Embedded applications
E N D
Compiler ResearchHow I spent my last 22 summer vacations Philip Sweany
Why YOU should study compilers • Combines “all” of computer science • Algorithms • Architecture • Software design, implementation, testing • Useful in many computing disciplines • Architecture • Embedded applications • Natural language processing • Networks • Fun
“Modern” Computer Systems • Traditional “Systems” could be compiler OR operating systems • MUCH more integrated now • Include architecture, compiler, runtime support, OS, network • Embedded Systems
Compiler/Architecture Generations • 1945-1970, Dark ages • 1970s, CISC era, find the “best” instruction • 1980s, RISC era, cache improvement • 1990s, Instruction-Level Parallelism (ILP), scheduling and register assignment • 2000s, Thread-level parallelism, identify threads • 2010s, Multi-core ?
Current Research Directions • Refine techniques for “current” ILP computers (e.g. TI 6000 series) • Investigate compiler issues for new types of architectures • Multithreaded • Hybrid • Dataflow
Multithreaded • Fisher and Rau (1991) conjecture about best method to use available ILP • Dataflow? • Scheduled Dataflow (SDF) • Light-weight threads • Separate load/store (SP) from execution (EP) • Shows promise of scaling well
Hybrid Architectures • Heterogeneous processors on single chip • “CPU” and FPGA • “CPU” and ASIC • N “CPU”s, M FPGAs, K ASICs • Performance vs. power requirements • Partition work among chip resources
Power Supply (Vmin, Vmax) Voltage-Frequency Regulator Clocking Unit (fmin, fmax) f1 CPU 1 FPGA 1 V1 FPGA 2 f2 CPU 2 Shared Memory V2 fm CPU m FPGA n Vm Multi-CPU Multi-FPGA
System Specification Source Code Partitioning CPU Compiler FPGA Compiler CPU Power-Performance Model FPGA Power-Performance Model
Project Status • Building on top of Scale compiler • SDF compiler (from Scale) well underway • Hybrid compiler in “pre-design” stage
More Specific Research Topics • Thread identification in imperative code • Support dataflow parallelism in loops • CISC identification • Partition code between CPU and FPGA resources (hardware/software co-design) • Function reuse • Memory system optimizations • Hardware malloc/free • Cache reconfiguration • Scratchpad memory
Want to Join ? • Join Systems research group – meetings Friday at 10am in F219 • Take CSCE 5400 (for parsing) • Take CSCE 5650 (in Spring 08)