1 / 12

USRP

USRP. Munigala Srinivaas EE-587 (April 22 2008). Communication model. Antenna — RF front end — ADC — software code. RF front end – Low noise amplifier, LPF, mixer. ADC -- USRP. software code– GNU radio. GNU RADIO. Extensive toolkit of basic processing blocks:

sandra_john
Download Presentation

USRP

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. USRP Munigala Srinivaas EE-587 (April 22 2008)

  2. Communication model Antenna — RF front end — ADC — software code RF front end – Low noise amplifier, LPF, mixer ADC -- USRP software code– GNU radio

  3. GNU RADIO • Extensive toolkit of basic processing blocks: • FIR, IIR and FFT filters • Filter coefficient generators: HP, LP, BP • Signal generators • Basic math operations • FFTs • Modulators, Demodulators, PLLs, etc • Signal sources and Sinks • Tied together with Python • Blocks written in C++

  4. USRP • Software needs method for getting digitized signals in/out of PC • USRP has emerged as standard way of dealing with RF from DC up to 2.4Ghz: daughter-cards act as up and down converters • 64Msps A/D and D/A • FPGA for various functions • Decimation, half-band filtering, etc • Digital Down converter • USB2.0 Interface to PC using FX2 (8051) uC

  5. USRP

  6. USRP It consists of • Four high-speed analog-to-digital converters • Four high-speed digital-to-analog converters • An FPGA • Glue logic

  7. Block Diagram of USRP

  8. BLOCK DIAGRAM

  9. Digital down-conversion and decimation

  10. Digital up-conversion

  11. FPGA Features of the EP1C12 • Series Cyclone™ • LEs 12,060 • M4k RAM blocks (128 x 36 bits) 52 • Total RAM bits 239,616 • PLLs 2 • Maximum user I/O pins 173 • Operating Temperature 0°C ~ 85°C

  12. References • http://gnuradio.org/trac/wiki/UsrpRfxDiagrams • http://www.propulsionpolymers.com/radioastronomy/sara_2006.ppt

More Related