1 / 19

Lecture No. 16

Lecture No. 16. Digital Logic & Design. Vishal Jethva. Carry Propagation Delay between 4-bit ALU units. Carry Propagation Delay eliminated by using Group Carry. G0. G. 6. P0. P. 74X182. G1. P1. C4. G2. C1. C8. P2. C2. C12. G3. C3. P3. C0. C0. S(0-2). A(0-15). B(0-15).

sarila
Download Presentation

Lecture No. 16

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Lecture No. 16 Digital Logic & Design Vishal Jethva svbitec.wordpress.com

  2. Carry Propagation Delay between 4-bit ALU units svbitec.wordpress.com

  3. Carry Propagation Delay eliminated by using Group Carry svbitec.wordpress.com

  4. G0 G 6 P0 P 74X182 G1 P1 C4 G2 C1 C8 P2 C2 C12 G3 C3 P3 C0 C0 S(0-2) A(0-15) B(0-15) S0 S0 S0 G S0 G S1 P0 S1 P2 S1 P S1 P 74X381 74X381 S2 S2 S2 S2 Cin Cin A0 F0 A8 F8 A0 F0 A0 F0 B0 F1 B8 F9 B0 F1 B0 F1 A1 F2 A9 F10 A1 F2 A1 F2 B1 F3 B9 F11 B1 F3 B1 F3 A2 A10 A2 A2 B2 B10 B2 B2 ALU0 ALU2 A3 A11 A3 A3 B3 B11 B3 B3 S0 S0 S0 G S0 G S1 P1 S1 P3 S1 P S1 P 74X381 74X381 S2 S2 S2 S2 Cin Cin A4 F4 A12 F12 A0 F0 A0 F0 B4 F5 B12 F13 B0 F1 B0 F1 A13 F14 A5 F6 A1 F2 A1 F2 B5 F7 B13 F15 B1 F3 B1 F3 A6 A14 A2 A2 B6 B14 B2 B2 ALU1 ALU3 A7 A15 A3 A3 B7 B15 B3 B3 F(0-15) 16-bit ALU svbitec.wordpress.com

  5. Parallel Comparators svbitec.wordpress.com

  6. Implementation of A>B svbitec.wordpress.com

  7. Implementation of A=B svbitec.wordpress.com

  8. Implementation of A<B svbitec.wordpress.com

  9. Comparison of numbers by Cascaded 4-bit Comparator svbitec.wordpress.com

  10. Implementation of 4-bit Comparator by Cascading two 2-bit Comparators svbitec.wordpress.com

  11. Iterative Circuit Implementation of A=B function svbitec.wordpress.com

  12. Iterative Circuit Implementation of A>B function svbitec.wordpress.com

  13. 12-bit Comparator svbitec.wordpress.com

  14. Electronic Door Lock svbitec.wordpress.com

  15. Function Table of a 2-to-4 Binary Decoder svbitec.wordpress.com

  16. 2-to-4 Decoder svbitec.wordpress.com

  17. Function Table of 74LS139, 2-to-4 Decoder svbitec.wordpress.com

  18. 74LS139, 2-to-4 Decoder svbitec.wordpress.com

  19. Decoders svbitec.wordpress.com

More Related