'C14 c2 c10' presentation slideshows

Design of a Parallel-Prefix Adder Architecture with Efficient Timing-Area Tradeoff Characteristic

Design of a Parallel-Prefix Adder Architecture with Efficient Timing-Area Tradeoff Characteristic. Sabyasachi Das University of Colorado, Boulder Sunil P. Khatri Texas A&M University. What is an Adder?. IC block that performs addition of 2 data signals Well-known logic architectures

519 views • 21 slides