'Dsp48e blocks' presentation slideshows

FPGA Implementation of a 64-bit BID-Based Decimal Floating Point Adder/ Subtractor

FPGA Implementation of a 64-bit BID-Based Decimal Floating Point Adder/ Subtractor. Amin Farmahinin-Farahani Charles Tsen Katherine Compton. OUTLINE. Introduction and Overview Baseline Implementation FPGA-based Optimizations Multiplier Constant Tables Multiplexers Results Conclusion.

264 views • 11 slides