'Full adc resolution' presentation slideshows

Uneven Bin Width Digitization and a Timing Calibration Method Using Cascaded PLL

Uneven Bin Width Digitization and a Timing Calibration Method Using Cascaded PLL. Wu, Jinyuan Fermilab May. 2014. Introduction. Digitization with uneven bins is needed in FPGA based TDC . The differential nonlinearity is acceptable in many cases.

830 views • 60 slides