'Intel xeon mp' presentation slideshows

Using Process-Level Redundancy to Exploit Multiple Cores for Transient Fault Tolerance

Using Process-Level Redundancy to Exploit Multiple Cores for Transient Fault Tolerance. Alex Shye Tipp Moseley + Vijay Janapa Reddi * Joseph Blomstedt Daniel A. Connors University of Colorado at Boulder, ECE + University of Colorado at Boulder, CS * Harvard University, EECS. Outline.

387 views • 23 slides