'Li ro' presentation slideshows

Introduction to asynchronous circuit design: specification and synthesis

Introduction to asynchronous circuit design: specification and synthesis. Part IV: Synthesis from HDL Other synthesis paradigms. Outline. Synthesis from standard HDL (Verilog) [L. Lavagno et al Async00] Subset for asynchronous specification Data-path/control partitioning

329 views • 30 slides