'Power gating capability' presentation slideshows

Routing Track Duplication with Fine-Grained Power-Gating for FPGA Interconnect Power Reduction

Routing Track Duplication with Fine-Grained Power-Gating for FPGA Interconnect Power Reduction. Yan Lin, Fei Li and Lei He EE Department, UCLA Partially supported by NSF grant CCR-0306682. Address comments to lhe@ee.ucla.edu. Outline. Review and Motivation

473 views • 30 slides