'Resistive feedthrough' presentation slideshows

Low Power Design of Standard Cell Digital VLSI Circuits

Low Power Design of Standard Cell Digital VLSI Circuits. By Siri Uppalapati Thesis Directors: Prof. M. L. Bushnell and Prof. V. D. Agrawal ECE Department, Rutgers University. Talk Outline. Motivation Background Prior Work Proposed Design Flow Results Conclusion and Future Work .

949 views • 40 slides