'Temp temp 0001' presentation slideshows

Latch & Register Inference

217 views • 19 slides

Sequential design

Sequential design. library ieee; use ieee.std_logic_1164.all; entity ff is port ( s,r : in std_logic; q,qbar : out std_logic ); end ff; architecture behave of ff is begin process begin if (s = '0' and r = '0') then q <= '1'; qbar <= '0';

233 views • 15 slides