60 likes | 274 Views
IEE 5644 Mixed-Signal IC Design and Laboratory (I). Team 1 Design Review – 2005/9/28. Outline. High-Speed PAM Transceivers Analog Circuit Elements for Digital Control High-Speed A/D Conversion High-Speed Clock/Phase Generation Conclusions. Transceiver Functions. Encoding and Decoding.
E N D
IEE 5644 Mixed-Signal IC Design and Laboratory (I) Team 1 Design Review – 2005/9/28
Outline • High-Speed PAM Transceivers • Analog Circuit Elements for Digital Control • High-Speed A/D Conversion • High-Speed Clock/Phase Generation • Conclusions Pipelined ADC
Transceiver Functions • Encoding and Decoding. • Waveform Shaping. • Adaptive Equalization. • Feed-forward Equalization (FFE). • Decision-Feedback Equalization (DFE). • Adaptive Timing Recovery. • Analog-Digital Interfaces. • DAC and ADC. • Adaptive Gain and Offset Controls. Pipelined ADC
PAM Transceiver Architecture The bit-error rate (BER) is determined by the signal-to-noise ratio (SNR) of Q(k). Pipelined ADC
Eye Diagram Source: R. Walker, ISSCC short course, Feb. 2002. Pipelined ADC
Conclusions • Technology and voltage scaling will continue. • More digital signal processing will be applied to future high-speed physical-layer data transceivers. • Technology scaling, especially the voltage scaling, isn’t good for analog circuits. Pipelined ADC