SoCET – System On Chip Extension Technologies

1. SoCET – System On Chip Extension Technologies Open Cortex-M0™ DesignStart Debug Unit • ARM developed the Cortex-M0™ Core processor • Available to Universities for integration into SoC designs • University version is limited due to removal of the debugging unit. • Features: • Communicates over a standard serial port • Widely available • Uses only two pins on the chip • Standard Debugger Features • Read/Write from any memory location • Read processor state • Implementation: • Debugging Unit Designed with Verilog for Synthesis • Test Benches Designed with System Verilog for Testing • Debugging Unit has a Hierarchical Finite State Machine structure • Extensible • Simplifies the state space • Guarantees code reuse • Supports state/trigger based and entry/exit based actions • Usage of OVL Assertions in the Debugger • Increases observabililty of error in the design • Assertions check for • Correct input command • Appropriate transition of sub-states • Ensures sub-state counters never reach zero Team Members: Andrew Brito, Richard Park, Chuan Yean Tan, XinTzeTeeand Todd Wild Lead by:Dr. Matthew Swabey