1 / 8

University of Connecticut

University of Connecticut. CDEB Goals Carl DiFederico, Kasim Ward, Shane Tobey Graduate Student Advisor: Qihang Shi Senior Faculty Advisor: Mohammed Tehranipoor Electrical & Computer Engineering. Project Overview. The overarching project is a portion of the virtual lab, under CHASE

talasi
Download Presentation

University of Connecticut

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. University of Connecticut CDEB Goals Carl DiFederico, Kasim Ward, Shane Tobey Graduate Student Advisor: Qihang Shi Senior Faculty Advisor: Mohammed Tehranipoor Electrical & Computer Engineering

  2. Project Overview • The overarching project is a portion of the virtual lab, under CHASE • This goal of this project is to create a board with a web-interface that will detect out of current to determine if DUT is counterfeit • The CDEB project will actually contain two interlinked projects • 1) Continuation of the first CDEB by last year’s senior design team • 2) A web interface and server dedicated to collecting chip information from customers

  3. Module 1 • The specific types of counterfeit chips to be detected are recycled and out of spec copies • Our team assumes that recycled chips should have noticeable wear characteristics • In this case we are attempting to detect out of spec transient and leakage current

  4. Module 1 • The current board in use is the first-generation board, designed by last year’s senior design team • The current design calls for the chip in question to first be programmed • An FPGA sends a test signal to the board • DC power and AC clock supplies are controlled by a computer • An oscilloscope collects the results

  5. Module 1 • The board currently is designed for the 8051 • For our project we will continue to test the 8051 • Our goal is to order more boards, 10 in total and run python code to switch between boards

  6. Module 2 • Module 2 is the proposed web interface • The web interface will include a loggable website which will allow data, a server that holds log information, data upload, and will hold the output data gathered from the oscilloscope and compiled by the computer

  7. Module 2 • The web interface must gather the following information: • General customer stats, name address, email, etc. • Pin count and information • Chip name, model # • Voltage specifications • Test code, with pin directions

  8. Module 2 • The server must: • Hold the customer information • Send the engineer relevant information • Run the Python code when the engineer launches the program • Connect to the hardware modules and hold the resulting excel files

More Related