1 / 40

Lecture 12

Lecture 12. Latches Section 5.1-5.3. Schedule. Please bring a functional random number generator to class on Thursday (3/13). Outline. A brief overview of sequential circuits Memory elements NAND based SR latch NAND based D latch Verilog Modeling. Combinational Circuits.

thu
Download Presentation

Lecture 12

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Lecture 12 Latches Section 5.1-5.3

  2. Schedule Please bring a functional random number generator to class on Thursday (3/13).

  3. Outline • A brief overview of sequential circuits • Memory elements • NAND based SR latch • NAND based D latch • Verilog Modeling

  4. Combinational Circuits The outputs { are determined exclusively by the inputs, i.e., and .

  5. Block Diagram of Sequential Circuit New output is dependent on the inputs and the preceding states of the circuit stored in the memory. Characteristic: the output node is intentionally connected back to inputs of combinational circuits.

  6. Combinational Vs. Sequential Circuits Combinational Circuit Sequential Circuit

  7. Sequential Circuits • Two types of sequential circuits • Synchronous: circuits whose behavior can be defined from its signals at discrete instants of time. Clocks are to achieve synchronization. • Asynchronous circuits depend on input signals and the order in which the inputs change. (No clock pulses are used!)

  8. Block Diagram of Sequential Circuit Sychronous circuits: Used clocked flip-flops Asychronous circuits: Use unclocked flip-flops or time delay elements Revise

  9. Applications of Asynchronous Circuits • Asynchronous circuits are important where the digital system must respond quickly without having to wait for a clock pulse • Useful in small independent circuits that require only a few components—where it may not be practical to go to the expense of providing a circuit for generating clock pulses!

  10. Asynchronous Sequential Circuit(Optional Slides) Y1=xy1+x’y2 Y2=xy’1+x’y2

  11. Maps and Transition Table (Optional Slides) stable states: y1y2=Y1Y2

  12. Toggle x (Optional Slides) X= 0→1→0→1

  13. Memory Storage Elements

  14. Latches • Latches are level sensitive. • Latches propagate values from input to output continuously. • Inputs • Active low inputs are enabled by 0s. • Active high inputs are enabled by 1s.

  15. S=1 and R=1 1 1 S=1 and R=1: holds the current state

  16. S=0 and R=0 0 1 0 S=0 and R=0: The outputs are not complementary. This is not a state we want to be in.

  17. S=1 and R=0 1 1 0 S=1 and R=0: The outputs (and )are complementary.

  18. S=0 and R=1 0 0 1 S=0 and R=1: The outputs (and )are complementary.

  19. Observations 0 1 0 1 1 0 S=0 and R=1: S=1 and R=0: Use active low inputs (i.e. logic “0”) to produce changes at the outputs.

  20. SR Latch with NAND Gates S must go back to 1 (the hold mode) in order to avoid S=R=0. Q and Q’ do not change states when S goes back to 1. R must go back to 1 (the hold mode) in order to avoid S=R=0. Q and Q’ do not change states when R goes back to 1. Both inputs of the latch remain at 1 unless the state has to be changed. When both S and R are equal to 1, the latch can be in either the set or the reset, depending on which input was most recently a 1.

  21. Symbol of the NAND based SR latch Active low inputs

  22. SR latch with Control Line (En=0) 1 0 1 1. En=0, Q and Q’ will not be changed!

  23. SR latch with Control Line (En=1) S’ 1 R’ En=1, Q and Q’ will be affected by S and R. We now have active-high enabled circuit!

  24. Comparison

  25. D Latch(An Improvement Over SR Latch)

  26. D Latch

  27. D Latch (En=0) (hold mode) 1 0 1

  28. D Latch (En=1) D’ 1 D Q follows D as long as En is asserted (En=1). Data is temporary stored when En is disabled.

  29. D-latch Operation

  30. Verilog

  31. Outline • Continuous Assignment • Procedural statement • Blocking statement • Non-blocking statement

  32. Continuous Statement The updating of a continuous statement is triggered whenever there is a change on the right hand side of the equation. The assign keyword is used is used.

  33. Procedural Statements • Procedural statements are executed when the condition is met. • Usually the condition is implemented with initial and always statements. • There are two types of procedural statements: blocking and non-blocking statements. • The left-hand side of the procedural statements must be the reg data type.

  34. Blocking versus Nonblocking Statements • There are two kinds of procedural assignments: • Blocking statements • Use (=) as the assignment operator • Blocking statements are executed sequentially in the order they are listed. • Used to model behavior that are level sensitive (i.e. in combinational logic) • Nonblocking statements • Use (<=) as the assignment operator • Non-blocking statements are executed concurrently. • Used to model synchronous/concurrent behavior.

  35. Blocking Statements • B=A (transfers A to B) • C=B+1 (increments B and writes the value to C)

  36. Non-blocking Statements • B<=A • C<=B+1 • The value of A is kept in one storage location • The value of B+1 is stored in another storage location • After all the expressions in the block are evaluated and stored, the assignment to the targets on the left-hand side is made. • C will contain the original value of B, plus 1. This is the value of B before A is written into B.

  37. Example of a Non-blocking Statements X,Y, vectornum are updated concurrently.

  38. Verilog Model of a D Latch

  39. Partial Listing of a Verilog Test Bench

  40. Output

More Related