1 / 13

Project Stickleback: A CMOS Weekend Countdown Timer

Explore the Weekend Countdown Timer project by University of Portland School of Engineering, including block diagrams, milestones, accomplishments, and future plans. Join the journey with advisors Dr. Hoffbeck and Dr. Lu, and industry representative Mr. Chris Vondrachek from Intel Corp. Get insights into the project's challenges, achievements, and next steps.

tichenor
Download Presentation

Project Stickleback: A CMOS Weekend Countdown Timer

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Project Stickleback:A CMOS WeekendCountdown Timer • Advisor • Dr. Hoffbeck, Dr. Lu • Industry Representative • Mr. Chris Vondrachek • Intel Corp. Team Joe Leineweber Tony Faris Jeff Schlichting University of Portland School of Engineering

  2. Overview • System Block Diagrams • Milestones • Accomplishments • Plans • Issues/Concerns University of Portland School of Engineering

  3. Block Diagram University of Portland School of Engineering

  4. University of Portland School of Engineering

  5. Mosis Chip .jpg University of Portland School of Engineering

  6. University of Portland School of Engineering

  7. University of Portland School of Engineering

  8. University of Portland School of Engineering

  9. Project Milestones University of Portland School of Engineering

  10. Accomplishments • Lots of wirewrapping • Lots of debugging • Macromodel completed • MOSIS chip 100% verified • Website Up-to-Date University of Portland School of Engineering

  11. Plans • Install latches for displays • Build casing for project • Prototype release • Founder’s Day presentation • Final report • Post mortem University of Portland School of Engineering

  12. Concerns/Issues • Dim displays • Possible loose wires University of Portland School of Engineering

  13. Questions? University of Portland School of Engineering

More Related