1 / 29

Please see “ portrait orientation ” PowerPoint file for Chapter 7

Please see “ portrait orientation ” PowerPoint file for Chapter 7. Figure 7.1. Single-bus organization of the datapath inside a processor. Please see “ portrait orientation ” PowerPoint file for Chapter 7. Figure 7.2. Input and output gating for the registers in Figure 7.1.

vaughan
Download Presentation

Please see “ portrait orientation ” PowerPoint file for Chapter 7

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Please see “portrait orientation” PowerPoint file for Chapter 7 Figure 7.1. Single-bus organization of the datapath inside a processor.

  2. Please see “portrait orientation” PowerPoint file for Chapter 7 Figure 7.2. Input and output gating for the registers in Figure 7.1.

  3. Figure 7.3. Input and output gating for one register bit.

  4. Figure 7.4. Connection and control signals for register MDR.

  5. Please see “portrait orientation” PowerPoint file for Chapter 7 Figure 7.5. Timing of a memory READ operation.

  6. Step Action 1 PC , MAR , Read, Select4, Add, Z in in out 2 Z , PC , Y , WMF C out in in 3 MDR , IR out in 4 Offset-field-of-IR , Add, Z out in 5 Z , PC , End in out Figure 7.7. Control sequence for an unconditional branch instruction.

  7. Please see “portrait orientation” PowerPoint file for Chapter 7 Figure 7.8. Three-bus organization of the datapath.

  8. Step Action 1 PC , R=B, MAR , Read, IncPC out in 2 WMF C 3 MDR , R=B, IR in outB 4 R4 , R5 , SelectA, Add, R6 , End outA outB in Figure 7.9. Control sequence for the instruction. Add R4,R5,R6, for the three-bus organization in Figure 7.8.

  9. Please see “portrait orientation” PowerPoint file for Chapter 7 Figure 7.10. Control unit organization.

  10. Branch Add T T 4 6 T 1 Figure 7.12. Generation of the Zincontrol signal for the processor in Figure 7.1.

  11. Please see “portrait orientation” PowerPoint file for Chapter 7 Figure 7.14. Block diagram of a complete processor.

  12. Address Microinstruction 0 PC , MAR , Read, Select4, Add, Z in in out 1 Z , PC , Y , WMF C out in in 2 MDR , IR out in 3 Branch to starting address of appropriate microroutine . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 If N=0, then branch to microinstruction 0 26 Offset-field-of-IR , SelectY, Add, Z out in 27 Z , PC , End out in Figure 7.17. Microroutine for the instruction Branch<0.

  13. Please see “portrait orientation” PowerPoint file for Chapter 7 Figure 7.18. Organization of the control unit to allow conditional branching in the microprogram.

  14. Please see “portrait orientation” PowerPoint file for Chapter 7 Figure 7.19. An example of a partial format for field-encoded microinstructions.

  15. Please see “portrait orientation” PowerPoint file for Chapter 7 Figure 7.20. Flowchart of a microprogrm for the Add src,Rdst instruction.

  16. Mode Contents of IR OP code 0 1 0 Rsrc Rdst 11 10 8 7 4 3 0 Address Microinstruction (octal) 000 PC , MAR , Read, Select , Add, Z 4 in in out 001 Z , PC , Y , WMFC out in in 002 MDR , IR out in 003 Branch { PC 101 (from Instruction decoder); m m ¬ PC [IR ]; PC [IR ] × [IR ] × [IR ]} m ¬ m ¬ 10 9 8 5,4 10,9 3 121 Rsrc , MAR , Read, Select4, Add, Z in out in 122 Z , Rsrc out in ¬ ¬ 123 m Branch { m PC 170; m PC [IR ]}, WMFC 0 8 170 MDR , MAR , Read, WMFC out in 171 MDR , Y out in 172 Rdst , SelectY , Add, Z in out 173 Z , Rdst , End out in Figure 7.21. Microinstruction for Add (Rsrc)+,Rdst. Note: Microinstruction at location 170 is not executed for this addressing mode.

  17. Please see “portrait orientation” PowerPoint file for Chapter 7 Figure 7.22. Microinstruction-sequencing organization.

  18. Please see “portrait orientation” PowerPoint file for Chapter 7 Figure 7.23. Format for microinstructions in the example of Section 7.5.3.

  19. Please see “portrait orientation” PowerPoint file for Chapter 7 Figure 7.25. Some details of the control-signal-generating circuitry.

  20. Please see “portrait orientation” PowerPoint file for Chapter 7 Figure 7.26. Control circuitry for the bit-ORing. (Part of the decoding circuit in Figure 7.25.)

  21. Figure P7.1. Organization of shift-register control for Problem 7.22.

  22. Clock X A Y B Z Figure P7.2.Digital controller in Problem 7.23.

  23. Please see “portrait orientation” PowerPoint file for Chapter 7 Figure P7.3. A microinstruction-sequence pattern used in Problem 7.30.

More Related