1 / 14

Lecture 19: Networks for Large Cache Design

Lecture 19: Networks for Large Cache Design. Papers: Interconnect Design Considerations for Large NUCA Caches, Muralimanohar and Balasubramonian, ISCA’07 Design and Management of 3D Chip Multiprocessors using Network-in-Memory, Li et al., ISCA’06

wyoming-duke
Download Presentation

Lecture 19: Networks for Large Cache Design

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Lecture 19: Networks for Large Cache Design • Papers: • Interconnect Design Considerations for Large NUCA • Caches, Muralimanohar and Balasubramonian, ISCA’07 • Design and Management of 3D Chip Multiprocessors using • Network-in-Memory, Li et al., ISCA’06 • A Domain-Specific On-Chip Network Design for Large Scale • Cache Systems, Jin et al., HPCA’07 • Nahalal: Cache Organization for Chip Multiprocessors, • Guz et al., Comp. Arch. Letters, 2007

  2. Traditional Networks Example designs for contiguous L2 cache regions

  3. NUCA Delays Cache Controller R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R

  4. Explorations for Optimality

  5. Early and Aggressive Look-Up Cache Controller • Address packet can only contain • LSB and can use latency-optimized • wires (transmission lines / fat wires) • Data packet also contains tags and • can use regular wires • The on-chip network can now have • different types of links for address • and data MSB LSB R

  6. Hybrid Network Data Network Cache Controller R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R R

  7. Hybrid Network Address Network Cache Controller R R R R

  8. Results

  9. 3D Designs, Li et al., ISCA’06 • D-NUCA: first search in cylinder, then multicast search everywhere • Data is migrated close to requester, but need not jump across layers

  10. Halo Network, Jin et al., HPCA’07 • D-NUCA: Sets are distributed across columns; • Ways are distributed across rows

  11. Halo Network

  12. Nahalal, Guz et al., CAL’07

  13. Nahalal • Block is initially placed in core’s private bank and then swapped into • the shared bank if frequently accessed by other cores • Parallel search across all banks

  14. Title • Bullet

More Related