1 / 60

數位邏輯

數位邏輯. 教師: 陳炯勳 mikemouse@is.cs.nthu.edu.tw 助教:陳建銘 kkyy@is.cs.nthu.edu.tw 助教:張仕穎 godspeed@is.cs.nthu.edu.tw. AND gate VS OR gate. Figure 2.6 A truth table for AND and OR. Figure 2.7 Three-input AND and OR. NOT gate and XOR gate. x. 1. x. 2. x. 1. ×. ×. ¼. ×. x. x.

yaakov
Download Presentation

數位邏輯

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. 數位邏輯 教師: 陳炯勳 mikemouse@is.cs.nthu.edu.tw 助教:陳建銘 kkyy@is.cs.nthu.edu.tw 助教:張仕穎 godspeed@is.cs.nthu.edu.tw

  2. AND gate VS OR gate Figure 2.6 A truth table for AND and OR

  3. Figure 2.7 Three-input AND and OR

  4. NOT gate and XOR gate

  5. x 1 x 2 x 1 × × ¼ × x x x × x x 1 2 n 1 2 x 2 x n (a) AND gates x 1 x 2 x 1 ¼ x + x x + x + + x 1 2 1 2 n x 2 x n (b) OR gates x x (c) NOT gate Figure 2.8 The basic gates

  6. x 1 x 2 ‧ x ( ) f = x + x 3 1 2 x 3 F = (x1 + x2) ‧x3 Figure 2.9 An OR-AND function

  7. (a) Network that implements f = x + x x 1 1 2 ( , ) x x f x x 1 2 1 2 0 0 1 0 1 1 1 0 0 1 1 1 (b) Truth table for f 0→0 →1→1 1→ 1→0→0 x 1 A 1→1 →0→1 f 0→1 →0→1 B 0→ 1 →0→1 x 2 Figure 2.10 a Logic network

  8. 1 x 1 0 1 x 2 0 1 A 0 1 B 0 1 f 0 Time (c) Timing diagram 0 →0 → 1 →1 1→ 1 → 0 → 0 x 1 1→1 →0→1 g 0 → 1 → 0 →1 x 2 (d) Network that implements g = x + x 1 2 Figure 2.10 b Logic network

  9. s x1 x2 f (s, x1, x2) 0 0 0 0 0 0 1 0 x 1 0 1 0 1 0 1 1 1 f 1 0 0 0 s 1 0 1 1 x 2 1 1 0 0 1 1 1 1 (a) Truth table (b) Circuit s f (s, x1, x2) s x1 x 0 0 1 f x2 x 1 1 2 (c) Graphical symbol (d) More compact truth-table representation Figure 2.22 Multiplexer Multiplexer

  10. 基本的布林代數

  11. 交換率與分配率 • 交換率: • X + Y = Y + X X * Y = Y * X • 分配率: • (X + Y) + Z = X + (Y + Z) • (X * Y) * Z = X * (Y * Z)

  12. DeMorgan’s Laws EX:

  13. Minterms & Maxterms • Minterms就是SOP • F(A,B,C)=AB+BC • Maxterms就是POS • F(A,B,C)=(A+B)(B+C)

  14. Figure 2.17 Three-variable Minterms and Maxterms

  15. m1 m4 m5 m6 Figure 2.18 A three-variable function

  16. M0 M2 M3 M7

  17. x 2 f x 3 x 1 (a) A minimal sum-of-products realization x 1 x 3 f x 2 (b) A minimal product-of-sums realization Figure 2.19 Two realizations of a function

  18. Figure 2.20 Truth table for a three-way light controller

  19. f x 1 x 2 x 3 (a) Sum-of-products realization SOP (Sum of Products) Figure 2.21SOP implementation of the three-way light controller

  20. x 3 x 2 x 1 f (b) Product-of-sums realization POS (Product of Sums) Figure 2.21 POS implementation of the three-way light controller

  21. A+BC = (A+B)(A+C)

  22. x 1 x 2 f (a) Canonical sum-of-products 化簡

  23. x 1 f x 2 (b) Minimal-cost realization Figure 2.16 Two implementations of a function X1 X2 f 0 0 1 1 0 1 0 1 1 1 0 1

  24. 011 111 010 110 001 101 000 100

  25. K-Map • A K-map has a square for each ‘1’ or ‘0’ of a Boolean function. • One variable K-map has 21 = 2 squares. • Two variable K-map has 22 =4 squares • Three variable K-map has 23 = 8 squares • Four variable K-map has 24 = 16 squares 4 variables 1 variable 3 variables 2 variables

More Related