1 / 8

Branch Predictor Interface

Branch Predictor Interface. typedef struct { Bool taken; Addr target; } BPBundle deriving (Bits, Eq ); interface BPredictor ; method BPBundle prediction( Addr pc); method Action update( Addr pc, Addr target, IType type, Bool taken); endinterface. Null Branch Prediction.

zoe
Download Presentation

Branch Predictor Interface

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Branch Predictor Interface typedefstruct { Bool taken; Addr target; } BPBundlederiving(Bits, Eq); interface BPredictor; method BPBundle prediction(Addr pc); method Action update(Addr pc, Addr target, IType type, Bool taken); endinterface http://csg.csail.mit.edu/SNU

  2. Null Branch Prediction module mkNeverTaken(BPredictor); method BPBundle prediction(Addr pc); return BPBundle{taken: False, target: pc+4}; method update = ?; endmodule • Replaces PC+4 with … • Already implemented in the pipeline • Right most of the time • Why? http://csg.csail.mit.edu/SNU

  3. Two-Stage SMIPS Register File Epoch PC Execute Decode fr +4 Data Memory Inst Memory http://csg.csail.mit.edu/SNU

  4. Two-Stage SMIPS + BP Register File Epoch PC Execute Decode fr Branch Predictor bpr Data Memory Inst Memory http://csg.csail.mit.edu/SNU

  5. Two-Stage SMIPS +BP module mkProc(Proc); Reg#(Addr) pc <- mkRegU; Reg#(Bool) epoch <- mkRegU; RFilerf <- mkRFile; BranchPredictorbpred <- mkNeverTaken; Memory mem <- mkTwoPortedMemory; letiMem = mem.iport; letdMem = mem.dport; PipeReg#(FBundle) fr <- mkPipeReg; PipeReg#(BPBundle) bpr <- mkPipeReg; http://csg.csail.mit.edu/SNU

  6. Two-Stage SMIPS +BP ruledoProc; BPBundlebp = bpred(pc); if(fr.notFull&& bp.notFull) begin letinst <- iMem(MemReq{op: Ld, addr: pc, data: ?}); fr.enq(FBundle{pc: pc, epoch: epoch, inst: inst}); bpr.enq(bp); end http://csg.csail.mit.edu/SNU

  7. Two-Stage SMIPS + BP Addr redirPc = ?; Bool redirPCvalid = False; if(fr.notEmpty) begin let frpc = fr.first.pc; let inst = fr.first.inst; if(fr.first.epoch==epoch) begin let dInst = decode(inst); Data rVal1 = rf.rd1(dInst.rSrc1); Data rVal2 = rf.rd2(dInst.rSrc2); let eInst = exec(dInst, rVal1, rVal2, frpc); if(memType(eInst.iType)) eInst.data <- dMem(MemReq{ op: eInst.iType==Ld ? Ld : St, addr: eInst.addr, data: eInst.data}); http://csg.csail.mit.edu/SNU

  8. Two-Stage SMIPS +BP if(eInst.brTaken) begin redirPC = eInst.addr; redirPCvalid= eInst.brTaken != bpr.brTaken; end bp.update(bpr.pc,eInst.addr, eInst.iType, eInst.brTaken); if(regWriteType(eInst.iType)) rf.wr(eInst.rDst, eInst.data); end fr.deq; bpr.deq; end1 pc <= redirPCvalid ? redirPC : bp.target; epoch <= redirPCvalid? !epoch : epoch; endruleendmodule http://csg.csail.mit.edu/SNU

More Related