E N D
2. Objectives: Given input logic levels, state the output of an RS NAND and RS NOR.
Given a clock signal, determine the PGT and NGT.
Define “Edge Triggered” and “Level Triggered”.
Draw a Clocked F/F with and “Edge Triggered” clock input and a “Level Triggered” clock input.