1 / 42

EE4800 CMOS Digital IC Design & Analysis 

EE4800 CMOS Digital IC Design & Analysis  . Lecture 3 MOS Transistor Device Characteristics Zhuo Feng. Outline. Introduction MOS Capacitor NMOS I-V Characteristics PMOS I-V Characteristics Gate and Diffusion Capacitance Nonideal Transistor Behavior Process and Environmental Variations.

april
Download Presentation

EE4800 CMOS Digital IC Design & Analysis 

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. EE4800 CMOS Digital IC Design & Analysis  Lecture 3 MOS Transistor Device Characteristics Zhuo Feng

  2. Outline • Introduction • MOS Capacitor • NMOS I-V Characteristics • PMOS I-V Characteristics • Gate and Diffusion Capacitance • Nonideal Transistor Behavior • Process and Environmental Variations

  3. Introduction • So far, we have treated transistors as ideal switches • An ON transistor passes a finite amount of current • Depends on terminal voltages • Derive current-voltage (I-V) relationships • Transistor gate, source, drain all have capacitance • I = C (DV/Dt) -> Dt = (C/I) DV • Capacitance and current determine speed • Also explore what a “degraded level” really means

  4. MOS Capacitor • Gate and body form MOS capacitor • Operating modes • Accumulation • Depletion • Inversion

  5. Terminal Voltages • Mode of operation depends on Vg, Vd, Vs • Vgs = Vg – Vs • Vgd = Vg – Vd • Vds = Vd – Vs = Vgs - Vgd • Source and drain are symmetric diffusion terminals • By convention, source is terminal at lower voltage • Hence Vds 0 • NMOS body is grounded. First assume source is 0 too. • Three regions of operation • Cutoff • Linear • Saturation

  6. NMOS Cutoff • No channel • Ids = 0

  7. NMOS Linear • Channel forms • Current flows from d to s • e- from s to d • Ids increases with Vds • Similar to linear resistor

  8. NMOS Saturation • Channel pinches off • Ids independent of Vds • We say current saturates • Similar to current source

  9. I-V Characteristics • In Linear region, Ids depends on • How much charge is in the channel? • How fast is the charge moving?

  10. Channel Charge • MOS structure looks like parallel plate capacitor while operating in inversion • Gate – oxide – channel • Qchannel = CV • C = Cg = eoxWL/tox = CoxWL • V = Vgc– Vt = (Vgs– Vds/2) – Vt Cox = eox / tox Vgc=(Vgs+Vgd)/2 =Vgs-Vds /2

  11. Carrier velocity • Charge is carried by e- • Carrier velocity vproportional to lateral E-field between source and drain • v = mE (m is called mobility) • E = Vds/L • Time for carrier to cross channel: • t = L / v

  12. NMOS Linear I-V • Now we know • How much charge Qchannelis in the channel • How much time teach carrier takes to cross

  13. NMOS Saturation I-V • If Vgd < Vt, channel pinches off near drain • When Vds > Vdsat = Vgs – Vt • Now drain voltage no longer increases current

  14. NMOS I-V Summary • Shockley 1st order transistor models (long-channel)

  15. Example • We consider a 0.6 mm process • From AMI Semiconductor • tox = 100 Å • m = 350 cm2/V*s • Vt = 0.7 V • Plot Ids vs. Vds • Vgs = 0, 1, 2, 3, 4, 5 • Use W/L = 4/2 l

  16. PMOS I-V • All dopings and voltages are inverted for PMOS • Mobility mp is determined by holes • Typically 2-3x lower than that of electrons mn • 120 cm2/V*s in AMI 0.6 mm process • Thus PMOS must be wider to provide same current • In this class, assume mn / mp = 2 • *** plot I-V here

  17. Capacitance • Any two conductors separated by an insulator have capacitance • Gate to channel capacitor is very important • Creates channel charge necessary for operation • Source and drain have capacitance to body • Across reverse-biased diodes • Called diffusion capacitance because it is associated with source/drain diffusion

  18. Gate Capacitance • Approximate channel as connected to source • Cgs = eoxWL/tox = CoxWL = CpermicronW (minimum L) • Cpermicron is typically about 2 fF/mm

  19. Diffusion Capacitance • Csb, Cdb • Undesirable, called parasitic capacitance • Capacitance depends on area and perimeter • Use small diffusion nodes • Comparable to Cg for contacted diff • ½ Cg for uncontacted • Varies with process

  20. Ideal vs. Simulated nMOS I-V Plot • 65 nm IBM process, VDD = 1.0 V

  21. ON and OFF Current • Ion = Ids @ Vgs = Vds = VDD • Saturation • Ioff = Ids @ Vgs = 0, Vds = VDD • Cutoff

  22. Electric Fields Effects • Vertical electric field: Evert = Vgs / tox • Attracts carriers into channel • Long channel: Qchannel Evert • Lateral electric field: Elat = Vds / L • Accelerates carriers from drain to source • Long channel: v = mElat

  23. Mobility Degradation • High Evert effectively reduces mobility • Collisions with oxide interface

  24. Velocity Saturation • At high Elat, carrier velocity rolls off • Carriers scatter off atoms in silicon lattice • Velocity reaches vsat • Electrons: 107 cm/s • Holes: 8 x 106 cm/s • Better model

  25. Vel Sat I-V Effects • Ideal transistor ON current increases with VDD2 • Velocity-saturated ON current increases with VDD • Real transistors are partially velocity saturated • Approximate with a-power law model • Ids VDDa • 1 < a < 2 determined empirically (≈ 1.3 for 65 nm)

  26. a-Power Model

  27. Channel Length Modulation • Reverse-biased p-n junctions form a depletion region • Region between n and p with no carriers • Width of depletion Ld region grows with reverse bias • Leff = L – Ld • Shorter Leff gives more current • Idsincreases with Vds • Even in saturation

  28. Channel Length Modulation • l = channel length modulation coefficient • not feature size • Empirically fit to I-V characteristics

  29. Threshold Voltage Effects • Vt is Vgs for which the channel starts to invert • Ideal models assumed Vt is constant • Really depends (weakly) on almost everything else: • Body voltage: Body Effect • Drain voltage: Drain-Induced Barrier Lowering • Channel length: Short Channel Effect

  30. Body Effect • Body is a fourth transistor terminal • Vsb affects the charge required to invert the channel • Increasing Vs or decreasing Vb increases Vt • fs = surface potential at threshold • Depends on doping level NA • And intrinsic carrier concentration ni • g = body effect coefficient

  31. Short Channel Effect • In small transistors, source/drain depletion regions extend into the channel • Impacts the amount of charge required to invert the channel • And thus makes Vt a function of channel length • Short channel effect: Vt increases with L • Some processes exhibit a reverse short channel effect in which Vt decreases with L

  32. Leakage • What about current in cutoff? • Simulated results • What differs? • Current doesn’t go to 0 in cutoff

  33. Leakage Sources • Subthreshold conduction • Transistors can’t abruptly turn ON or OFF • Dominant source in contemporary transistors • Gate leakage • Tunneling through ultrathin gate dielectric • Junction leakage • Reverse-biased PN junction diode current

  34. Subthreshold Leakage • Subthreshold leakage exponential with Vgs • n is process dependent • typically 1.3-1.7 • Rewrite relative to Ioff on log scale • S ≈ 100 mV/decade @ room temperature

  35. Gate Leakage • Carriers tunnel thorough very thin gate oxides • Exponentially sensitive to tox and VDD • A and B are tech constants • Greater for electrons • So nMOS gates leak more • Negligible for older processes (tox > 20 Å) • Critically important at 65 nm and below (tox≈ 10.5 Å) From [Song01]

  36. Junction Leakage • Reverse-biased p-n junctions have some leakage • Ordinary diode leakage • Band-to-band tunneling (BTBT) • Gate-induced drain leakage (GIDL) • Is depends on doping levels • And area and perimeter of diffusion regions • Typically < 1 fA/mm2 (negligible)

  37. Temperature Sensitivity • Increasing temperature • Reduces mobility • Reduces Vt • IONdecreases with temperature • IOFFincreases with temperature

  38. So What? • So what if transistors are not ideal? • They still behave like switches. • But these effects matter for… • Supply voltage choice • Logical effort • Quiescent power consumption • Pass transistors • Temperature of operation

  39. Parameter Variation • Transistors have uncertainty in parameters • Process: Leff, Vt, tox of nMOS and pMOS • Vary around typical (T) values • Fast (F) • Leff: short • Vt: low • tox: thin • Slow (S): opposite • Not all parameters are independent for nMOS and pMOS

  40. Environmental Variation • VDD and T also vary in time and space • Fast: • VDD: high • T: low

  41. Process Corners • Process corners describe worst case variations • If a design works in all corners, it will probably work for any variation. • Describe corner with four letters (T, F, S) • nMOS speed • pMOS speed • Voltage • Temperature

  42. Important Corners • Some critical simulation corners include

More Related