'Dian huang ying qiao' presentation slideshows

A Fast-Locked All-Digital Phase-Locked Loop for Dynamic Frequency Scaling

A Fast-Locked All-Digital Phase-Locked Loop for Dynamic Frequency Scaling. Dian Huang Ying Qiao. Motivation. CMOS IC technology keeps further scaling SoC benefits from All-Digital PLL (ADPLL) designs Dynamic frequency scaling in CPU Fast-locked phase-locked loop (PLL) for clock generation

506 views • 14 slides